150117509 - Mustafa Abdullah Hakkoz 04.01.2020

150117052 - Berk Yıldız

150118508 - Çağrı Hodoğlugil

150115841 - Erman Kundakçıoğlu

**DIGITAL LOGIC DESIGN PROJECT REPORT**

* **Subject**

In this project, we are supposed to design a basic processor which has the 18 bits address width, again 18 bits data width, 16 registers and supports 16 instructions: ADD, AND, OR, XOR, ADDI, ANDI, ORI, XORI, LD, ST, JUMP, BEQ, BLT, BGT, BLE, BGE.

* + - ADD, AND, OR and XOR have the same form:

OPCODE DST,SRC1,SRC2

They do corresponding operation(sum, add, or, xor) on 2 values that fetched from source registers(SRC1, SRC2) and write the result to destination register(DST).

* + - ADDI, ANDI, ORI and XORI have the same form:

OPCODE DST,SRC1,IMM

They resemble to previous instructions with 1 difference. Instead of using second source register, they use an immediate value that comes from input. Rest is same; they do corresponding operation(sum, add, or, xor) on 2 values that fetched from source register(SRC1) and immediate value (IMM), then write the result to destination register(DST).

* + - Structure of JUMP instruction is:

JUMP ADDR

Jump instruction sets Program Counter (PC) to the given value (ADDR). ADDR is supposed to be maximum width available so we set it to 15 bits. ADDR is relative address and can be negative or positive.

* + - Structure of LD instruction is:

LD DST,ADDR

LD instruction loads a value from data memory (ADDR) in to destination register (DST).

* + - Structure of STR instruction is:

ST SRC,ADDR STR instruction stores a value from source register (SRC) to data memory (ADDR).


* + - Branch operations have the same form:

OPCODE OP1,OP2,ADDR


They compares 2 operands that can be fetched from registers (OP1,OP2) and sets PC to the relative address (ADDR), if result is true. Branch operations also sets binary n,z,p values for corresponding operations.

* **Part – 1: ISA and Assembler**


For the first iteration of the project, we were supposed to design an ISA table and optimize IMM and ADDR sizes to the maximum available. So we submitted a table *(“ISA.xlsx”)* like that:




But we figured out that we could have done more optimization on it like lowering opcode bits from 4 to 3 with cost of adding decider bit to ALU operations. But in the end, we had an extra bit for addresses. So we updated our ISA *(“ISA-updated.xlsx”)* and relevant parts of Assembler *(“AssemblerUpdated.java”)* in our final submit. Our final instruction design is:




And for our assembler, we write a script in java language. You can find it in our final submission as *“AssemblerUpdated.java”.*

* + In our main method, we read input file line by line, split it to words and send the resulting word array to strToBinary() method. After converting instructions to first binary, then hex, we extended string to 5 characters if it’s lower than 5 and finally write it to output file.


* + In our strToBinary() method, we implemented all cases for opcodes in switch-case and send them to relevant methods.




* For example for arithmetic operations, we produced registers for dest, src1 and src2 then returned a string that contains them in proper structure.




* In produceRegister() methods we removed the letter “R”, converted string from decimal to binary and extend it to 4. These are the corresponding methods:




* Rest of the opcodes are quite similar to above only with minor differences. For example we used produceImmediate() and produceAddress() methods too, when we need them. In these methods, we removed characters “#” and “H” if used, to support different synthaxes for immediate values.

****

* When we run the code with the file *(“input.txt”)* in final submit folder we had the these results *(“InstructionMemory.txt”):*






* **Part – 2: Logisim**

In this part, we designed our processor in Logisim software. We had 8 main components: A **register file** unit to hold 16 registers, a read only **instruction memory** to hold hex instructions, a read-write **data memory** to hold to store data, an **arithmetic logic unit (ALU)** to compute arithmetic operations, a **branch** unit to make comparison operations, a **program counter (PC)** to decide next intruction, a **splitter** to split instruction string in to words with all kind of possibilities and finally a **control unit** to produce signals for all datapath components. Besides them, we used sign and zero **extenders**  and several multiplexers.

* **Splitter:**



To make everything simpler we defined a component named “Splitter” in the control unit.

It has 1 input:

InstructionData: 18 bit data according to our ISA.

There are 13 outputs in this component:

1- Jump ADDR (15 bit)

2- Opcode (3 bit)

3- AL/LD DST (4 bit)

4- ST SRC (4 bit)

5- AL SRC1 (4 bit)

6- AL SRC2 (4 bit)

7- Imm Decider Bit (1 bit)

8- ImmData (6 bit)

9- LD/ST ADDR (11 bit)


10- nzp (3 bit)

11- OP1 (4 bit)

12- OP2 (4 bit)

13- BR ADDR (4 bit)

* **Arithmetic Logic Unit:**



Our ALU has 4 operations, ADD , AND, OR and XOR and 4 inputs:

1- ALU in1: 16 bit data

2- ALU in2: 16 bit data

3- ALUControl: Select bit for operation multiplexer. If it’s 00, ADD output will be selected. If it’s 01, AND output will be selected. If it’s 10, OR output will be selected. If it’s 11, XOR output will be selected as output.


4-Enable: Enable ALU.

There are 2 outputs in this component:

1- Result: Output of desired operation.


2- Carry out: Carry out bit coming from adder.

16 bit AND gate, 16 bit OR gate, 16 bit XOR gate and 16 bit adder (which we implemented) were used in this component.

* **16 Bit Adder:**


16 bits adder contains 15 Full adder and a half adder. It takes two 16 bit inputs (A and B), sums them then returns a 16 bits data (Sum) as result.

* **Full Adder:**




Full adder takes two 1 bit input (A and B) and a carry-in input and sums three of them. Output is 1 bit result and 1 bit carry-out.

* **Half Adder:**

****

Half adder takes two 1 bit input (A and B) only and sums them. Output is 1 bit result and 1 bit carry-out.

* **Branch:**



Our Branch has 5 operations, BGT , BEQ, BGE, BLT and BLE and 4 inputs:

1- A: 16 bit data

2- B: 16 bit data

3- Branch Control: Select bit for operation multiplexer. If it’s 001, BGT output will be selected. If it’s 010, BEQ output will be selected. If it’s 011, BGE output will be selected. If it’s 100, BLT output will be selected. If it’s 110, BLE output will be selected as output.


4-Enable: Enable Branch.


There is 1 output in this component:

1- Result: Output of desired operation.


1 bit comparator (which we implemented), 1 bit AND gate, 1 bit OR gate and 1 bit XNOR gate were used in this component.

* **1 Bit Comparator:**

 1 Bit Comparator takes two 1 bit input (a and b) and three 1 bit flags which represent comparisons of previous steps so far. Output is again three 1 bit flags to pass results to next step.


* **Program Counter (PC):**

Program Counter takes one input as 15 bits address (InputAddress) and two 1 bit signals(PCWrite and PC+1). When PCWrite signal is true, multiplexer allows InputAddress to go in adder, otherwise PC+1 signal is true, multiplexer allows adder to increase +1. Other input of adder is current address so in general, PC sets the next instruction address. Output is 15 bits OutputAdress which goes to Instruction Memory unit.

* **Register File:**

Register File takes three 4 bits inputs (DST,SRC1,SRC2), one 16 bits data (InData) and one 1 bit signal (WE) to enable writing. Outputs are two 16 bits data (OutData1 and OutData2). When WE signal is true, Register File unit writes InData to given destination register (DST), otherwise reads source register two source registers (SRC1 and SRC2) and returns the values inside them as outputs.

* **Control Unit:**

****

Control Unit takes 4 bits Opcode as input and produces corresponding signals for each of operations. These signals are:

-AL operations: ALUEnable (1bit), ALUControl (2bits), RegWrite (1bit), PC+1 (1bit)

-JMP: PCWrite (1bit)


-LD: DataMemRead (1bit)

-LD2: RegWrite (1bit), PC+1 (1bit)

-ST: DataMemWrite (1bit), PC+1 (1bit)

-BR: Bren (1bit), PCWrite (1bit), BRControl (3bits)

Note: In our implementation there’s a register to hold previous PC update signal (PCWrite or PC+1). If this register is 1 and current instruction is LD, we disable PC update signals because there’s a LD2 instruction for next step.

* **Main:**

In main, we did all proper connections and added 6 multiplexers for overlapped wires. For example:

-We have to choose AL or LD as RegFile input since they both have to write results in to DST register.


-We have to choose Imm or Reg value for input of ALU since second arithmetic logic input can be a immediate value or a register value.

- We have to choose BR or AL for the input of RegFile since they both uses SRC2.  
- We have to choose BR, ST or AL for the input of RegFile since they both uses SRC1. There are 3 choices here, so we had to use 2 sequential multiplexers.


- We have to choose JMP address or BR address for the input of PC since they both uses pc relative addresses.

We also used 3 extenders:

* 11to15zExtend for LD/ST address which goes to DataMemory unit
* 4to15zExtend for BR address which goes to PC
* 6to16sExtend for ImmData which goes to ALU (in2).
* **6 To 16 Sign Extend:**




It has 6 bit input data and 16 bit output data.Used for extension of IMM values of ADDI, ANDI, ORI and XORI operations according to our ISA.

* **4 To 15 Zero Extend:**

It has 4 bit input data, 11 bit zero value as input and 15 bit output data. Used for extension of ADDR values of Branch operations (BEQ, BLT, BGT, BLE, BGE) according to our ISA.


* **11 To 15 Zero Extend:**




It has 11 bit input data, 4 bit zero value as input and 15 bit output data.Used for extension of ADDR values of LD and ST operations according to our ISA.


* **Problems and Improvements**
  + Non-negative PC relative address: We had zero extend for branch unit at first by mistake so to handle this problem we changed it to a sign extender.


(4to15zExtend -> 4to15sExtend)


****

* + No PC update on false comparisons of BR unit: To handle this problem we added an extra multiplexer to main.

****

* + Synchronization problem in Splitter: Our splitter was using the values of next step while Control Unit was using the previous values since we had an extra register in Control Unit. So we added registers to all of outputs of Splitter like below:
  + LD2 synchronization problem in main: We added 2 extra registers to output of DataMemory unit and AL/LD DST output of splitter to use values of previous step since LD2 and its previous step LD uses same values. We also added ChooseLD2 signal to handle multiplexer that next to the register newly added.



And in control unit,