GLS,BLOCKING VS NON BLOCKING AND SYNTHESIS SIMULATION MISMATCH

What is GLS

- Running the test bench with Netlist as Design Under Test
- Netlist is logically same as RTL Code.
 - Same Test Bench will align with the Design .

Why GLS

- · Verify the logical correctness of design after synthesis
- Ensuring the timing of the design is met.
 - For this GLS needs to be run with delay annotation. (outside the scope of this discussion).

GLS using IVERILOG

















