


TIMING LIBS, HEIRACHICAL VS FLAT SYNTHESIS AND EFFICIENT FLOP CODING STYLES

The screenshot shows a presentation slide with a Verilog code editor on the left and a circuit diagram on the right. The Verilog code defines two sub-modules and a main module that instantiates them.

```
module sub_module2 (input a, input b, output y);  
    assign y = a | b;  
endmodule  
  
module sub_module1 (input a, input b, output y);  
    assign y = a & b;  
endmodule  
  
module multiple_modules (input a, input b, input c, output y);  
    wire net1;  
    sub_module1 u1(.a(a),.b(b),.y(net1)); //net1 = a&b  
    sub_module2 u2(.a(net1),.b(c),.y(y)); //y = net1|c, ie y =  
endmodule
```

The circuit diagram on the right, titled "multiple module", shows a block labeled "SUB MODULE 2 → U2" containing an OR gate. The output of the OR gate is connected to a block labeled "SUB MODULE 1 → U1", which contains an AND gate. The output of the AND gate is connected back to the input of the OR gate, forming a feedback loop. The inputs are labeled a, b, and c, and the output is labeled y.




```

4.3.2. wire 0;
ABC RES wire 1;
ABC RES wire 2;
ABC RES input a;
ABC RES input b;
ABC RES output y;
sky130 fd_sc_hd_and2_2_3_ (
    .A(0),
    .B(1),
    .Y(2)
);
yosys>
5. Gen
ERROR:
yosys> endmodule
6. Gen
module sub_module2(a, b, y);
Writing
Dumping wire 0;
Exec: { wire 1;
        wire 2;
        wire 3;
        wire 4;
        input a;
        input b;
        output y;
        sky130 fd_sc_hd_clkinv_1_5_ (
            .A(0),
            .Y(3)
        );
        sky130 fd_sc_hd_clkinv_1_6_ (
            .A(1),
            .Y(4)
        );
        sky130 fd_sc_hd_nand2_1_7_ (
            .A(3),
            .B(4),
            .Y(2)
        );
        assign 0 = b;
        assign 1 = a;
        assign y = 2;
    };
yosys> endmodule
7. Exec
Dumping
Dumping
Dumping
8. Shel
yosys>
9. Exec
Dumping
Dumping
Dumping
10. She
yosys>

```

```

4.3.2. wire 0;
ABC RES wire 1;
ABC RES wire 2;
ABC RES input a;
ABC RES input b;
ABC RES output y;
sky130 fd_sc_hd_and2_2_3_ (
    .A(0),
    .B(1),
    .Y(2)
);
yosys>
5. Gen
ERROR:
yosys> endmodule
6. Gen
module sub_module2(a, b, y);
Writing
Dumping wire 0;
Exec: { wire 1;
        wire 2;
        wire 3;
        wire 4;
        input a;
        input b;
        output y;
        sky130 fd_sc_hd_clkinv_1_5_ (
            .A(0),
            .Y(3)
        );
        sky130 fd_sc_hd_clkinv_1_6_ (
            .A(1),
            .Y(4)
        );
        sky130 fd_sc_hd_nand2_1_7_ (
            .A(3),
            .B(4),
            .Y(2)
        );
        assign 0 = b;
        assign 1 = a;
        assign y = 2;
    };
yosys> endmodule
7. Exec
Dumping
Dumping
Dumping
8. Shel
yosys>
9. Exec
Dumping
Dumping
Dumping
10. She
yosys>

```



```

module dff asyncres syncres ( input clk , input async_reset , input d , output q );
always @ (posedge clk , posedge async_reset)
begin
    if (async_reset)
        q <= 1'b0;
    else if (sync_reset)
        q <= 1'b0;
end
endmodule

dff asyncres syncres.v

module dff asyncres ( input clk , input async_reset , input d , output q );
always @ (posedge clk , posedge async_reset)
begin
    if (async_reset)
        q <= 1'b0;
    else
        q <= d;
end
endmodule

dff asyncres.v

module dff async set ( input clk , input async_set , input d , output q );
always @ (posedge clk , posedge async_set)
begin
    if (async_set)
        q <= 1'b1;
    else
        q <= d;
end
endmodule

dff async set.v

module dff syncres ( input clk , input async_reset , input sync_reset , input d , output q );
always @ (posedge clk )
begin
    if (sync_reset)
        q <= 1'b0;
end
endmodule

dff syncres.v

```

WHY FLOPS

Prop delay

Glitch

a

b

c

y

```

begin
dff asyncres syncres.v

module dff asyncres ( input clk , input async_reset , input d , output q );
always @ (posedge clk , posedge async_reset)
begin
    if (async_reset)
        q <= 1'b0;
    else
        q <= d;
end
endmodule

dff asyncres.v

module dff async set ( input clk , input async_set , input d , output q );
always @ (posedge clk , posedge async_set)
begin
    if (async_set)
        q <= 1'b1;
    else
        q <= d;
end
endmodule

dff async set.v

module dff syncres ( input clk , input async_reset , input sync_reset , input d , output reg q );
always @ (posedge clk )
begin
    if (sync_reset)
        q <= 1'b0;
end
endmodule

dff syncres.v

```

async → irrespective of clock

Dff with Async res.

clk

q