

TIMING LIBS, HEIRACHICAL VS FLAT SYNTHESIS AND EFFICIENT FLOP CODING STYLES





```
root@wsd-VirtualBox:/home/wsd/\LSi/sky130RTLDesignAndSynthesisWorkshop/verilog_files

vertlog_model/sky130_fd_sc_hd_clktnv_*.v ../my_ltb/vertlog_model/sky130_fd_sc_hd_mand2.v ../my_ltb/vertlog_model/sky130_fd_sc_hd_mand2.v ../my_ltb/vertlog_model/sky130_fd_sc_hd_mand2.v ../my_ltb/vertlog_model/sky130_fd_sc_hd_clktnv_benavioral.pv. vsky130_fd_sc_hd_clktnv_benavioral.pv. vsky130_fd_sc_hd_clktnv_benavioral.pv. vsky130_fd_sc_hd_clktnv_benavioral.pv. vsky130_fd_sc_hd_clktnv_benavioral.pv. vsky130_fd_sc_hd_clktnv_benavioral.pv. vsky130_fd_sc_hd_clktnv_benavioral.pv. vsky130_fd_sc_hd_clktnv_benavioral.pv. vsky130_fd_sc_hd_clktnv_sky130_fd_sc_hd_clktnv_benavioral.pv. vslb/vertlog_model/sky130_fd_sc_hd_clktnv_vslb_good_nux.vv./my_ltb/vertlog_model/sky130_fd_sc_hd_clktnv_vslb_good_nux.vv./my_ltb/vertlog_model/sky130_fd_sc_hd_nand2*.v ../my_ltb/vertlog_model/sky130_fd_sc_hd_nand2*.v ../my_ltb/vertlog_model/sky130_fd_
                                                                                                            root@vsd-VirtualBox: /home/vsd/VLSI/skv130RTLDesignAndSvnthesisWorkshop/verilog_files
                     _mux_netlist.v:23: error: Unknown module type: sk
ror(s) during elaboration.
These modules were missing:
sky130_fd_sc_hd__clkiny_1 referenced 1 times.
sky130_fd_sc_hd__nod2_1 referenced 1 times.
sky130_fd_sc_hd__o21ai_0 referenced 1 times.
  *** Sky150_10_sill_policy: None/vsd/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files# iverilog .../my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/*./my_lib/verilog_nodel/
```

41 42); D1 ../my lib/verilog model/sky130 fd sc hd a2111o.behavioral.v ../my lib/verilog model/sky130 fd sc_hd and2.behavioral. } } } cell ("sky130 fd_sc hd_and2_0") {
 leakage_power () {
 value : 0.0021372000;
 when : "!A6B"; cell ("skyl30 fd_sc_hd_and2_4") {
 leakage power () {
 value : 0.0045182000;
 when : "!A&B"; ("sky130 fd sc hd and2_2") {
leakage power () {
 value : 0.0039778000;
 when : "!A&B"; leakage_power_() {
 value : 00018183000;
 when : "!A&!B"; leakage_power () H leakage_power () 37391 value : 0.0042181000; when : "!A&!B"; value : 0.0036338000; when : "!A&!B"; 37392 36676 37393 36671 37394 leakage_power () { value : 0.0015938000; when : "A&B"; leakage_power () { leakage_power () 36672 37395 value : 0.0018727000; when : "A&B"; value : 0.0049141000; when : "A&B"; 36673 36674 37397 36675 7398 leakage_power () { leakage power () { leakage_power () { 36676 37399 36677 value : 0.0021392000; when : "A&!B"; value : 0.0039927000; when : "A&!B"; value : 0.0045368000; when : "A&!B"; 36678 37491 36679 37402 area : 7.5072000000: area : 6.2560000000; 37403 area : 6.2566060000; cell footprint : "skyl30 fd sc hd and2"; cellleakage power : 0.0019221300; driver waveform fall : "ramp"; driver waveform rise : "ramp"; pg_pin ("VGNO") { pq type : "primary ground"; related bias pin : "VBP"; voltage_name : "VGNO"; } area: 7.5972000000; cell footprint: "skyl30 fd sc hd and2"; cell leakage power: 0.0033692200; driver waveform fall: "ramp"; driver waveform rise: "ramp"; pg_pin ("VGND") {
 pg_type: "primary ground"; related bias pin: "VGND"; }
 voltage_name: "VGND"; } 36681 37494 37405 37407 }
pg_pin ("VNB") {
 pg_type: "nwell";
 physical_connection: "device_layer";
 voltage_name: "VNB"; }
pg_pin ("VNB") {
 pg_type: "nwell";
 physical_connection: "device_layer";
 voltage_name: "VNB"; }
pg_pin ("VNB") {
 pg_type: "nwell";
 physical_connection: "device_layer";
 voltage_name: "VNB"; 30094 } 30094 } 36695 pg_pin ("VPB") {
36696 pg_type: "pwell";
36697 physical connection: "device layer";
./my_lib/lib/skyl30 dd_sc_hd_tt_025c_lv0b.lib [Ro] pg_pin ("VPB") { 36681.24 21%

