

GLS,BLOCKING VS NON BLOCKING AND SYNTHESIS SIMULATION MISMATCH


What is GLS


- Running the test bench with Netlist as Design Under Test
- Netlist is logically same as RTL Code.
 - Same Test Bench will align with the Design .

Why GLS

- Verify the logical correctness of design after synthesis
- Ensuring the timing of the design is met.
 - For this GLS needs to be run with delay annotation. (outside the scope of this discussion).

GLS using IVERILOG





ubuntu_18.04 [Running] - Oracle VM VirtualBox

File Machine View Input Devices Help

Activities VMs

You have the **Auto capture keyboard** option turned on. This will cause the Virtual Machine to automatically capture the keyboard every time the VM window is activated and make it unavailable to other applications running on your host machine: w

ternary_operator_mux.v (/home/vsd/VLSI/sky130RTLDesignAndSynthesisWorkshop/verilog_files) (1 of 3) - VIM

```

[0] module ternary_operator_mux (input i0, input i1, input sel, output y);
[30] assign y = sel ? i1 : i0;
endmodule

```

File Edit Tools Syntax Buffers Window Help

GNOME

Presentation1 - PowerPoint

File Home Insert Draw Design Transitions Animations Slide Show Review View Help Tell me what you want to do

Select Draw with Eraser Lasso Touch Select Tools Pens Add Pen Ruler Ink to Shape Ink to Math Convert

1

ternary_operator_mux.v

Assign y = sel ?

