

Inspiring Excellence

Experiment number: 03

Name of the experiment: Parity generator and checker

Group number: 03

Group members names and lds:

- 1. Md.Abu Hanif Siam . (21301755)
- 2. Vaskor Debnath. (21301211)
- 3. Mahmud Ferdous. (21301401)
- 4. Md.Tasnim Muttaki. (21101216)

Name of the experiment: Parity Grenerator and Checkers

Objective To design and impliment an ever parity generator and Ever parrity checkers

Using XOR gate (10-2486)

Required-components and Equiments:

Required-components and Equiments:

A. ATT-X00 portable Analog / Digital Labroaty


\$ 74 50 X3

1 Logicstates

th wine

12 x-or gate

A Logie proble



Prenerator: He have taken 4 logicatates. denoted as Do, P1, D2, D3. Than D0 & D1 is connected to a 1x-or gate and 0, 203 is connected to another gate x-or gate The bouth of the output is connected to another x-or grate which is pomity bit. even parity checken: there fore logistates, have connected with to unique x-or gate Do, Dr, D2, B3 cine Hore. The two output is connected to another our gate where peas and initial inflat there are get &

Results in Theith table Farm:

From Even paraty Generation.

Dz	D2	Di	00	Panity	Transmi Ph7A
0		1	1	1	10111
1	0	0	1	0	01001
0	0	0	0	0	01110
0	1	O	0	1	1010

1014

$$D_0 \oplus D_1 = D_0'D_1' + D_1P_0 = 0 + 0 = 0$$

01001

$$D_0 \oplus D_1$$
 $D_2 \oplus D_3 = D_0'D_3 + D_3'D_2 = 0+1-1$

00000

$$D_{1} \oplus D_{1} = 0 + 1 = 0$$
 $D_{2} \oplus D_{3} = 0 + 0 = 0$
 $D_{2} \oplus D_{3} = 0$

10/008

$$0_0 \oplus 0_1 = 0 + 1 = 1$$
 $0_2 \oplus 0_3 = 0 + 0 = 0$

2.10071

Parity checken:

P	03	02	Di	P6	germaked Parify	Ennon	Output
0	1 1 .	0		0	0	0	0
11	1	11	1	0		0	0
	1	1		1	0	1	1
1	0	0	0	0	0	1	

Discassion: From the family checken, we can notice that the calculation to connect becomes the calculated of generated family and given barrity the error and the output from the cinquit is simmifan. From this experiment, we can learn parity but generation using logic gates and impliment.

Determine the parity checker's output for each of the following sets of data from the

P	D_3	D_2	\mathbf{D}_1	\mathbf{D}_0	Error
0	,1	0	1	0 →0	0
1	1	1	1	$0 \rightarrow i$	0
1	1	1 .	1	1 -> 1	1
1	0	0	0	0 1	1

Report:

The report should cover the followings

Name of the Experiment
Objective
Required Components and Equipments
Experimental Setup (You must draw the diagrams)
Results in Tabulated form.
Discussions (Explanation of the results)

Department of Computer Science and Engineering BRAC University CSE 260: Digital Logic Design

Experiment #3

Parity Generator and Checker

Objective:


To design and implement an Even parity Generator and Even parity checker using XOR gates) (IC-7486).

Required Components and Equipments

- 1. AT-700 Portable Analog/Digital Laboratory
- 2. 7400×3

Diagram of Circuit:

Even Parity generator



Procedure:

- Construct the Circuit of Figure 1, on the breadboard of AT-700.
- Remember each IC's pin 14 connected to "+5V" position of DC Power Supply of AT-700, and pin 7 connected to "GND" position.
- Connect the inputs to Data switches and outputs to any position of LED Display.
- Determine the parity generator's output for each of the following sets of input data, D₃D₂D₁D₀; (a) 0111; (b) 1001; (c) 0000; (d) 0100