实验报告

实验题目: IP模块的调用 姓名: 牟真伟 学号: PB20051061


实验内容

利用宏功能模块调用(MegaWizard)产生一个存储器模块 mystorage ,并向其中填入数据,使得存储器的输出为正弦波,并使用Signaltap II 捕获和显示正弦波信号。

设计分析

利用quartus的宏功能模块调用(*MegaWizard*)调用IP产生一个存储器模块 *mystorage* ,存储器模块为1k x 8bit大小,地址为10位,输出位8位,利用matlab产生存储器数据,用0-255分别表示正弦波从最小值到最大值,将存储器数据装入存储器模块 *mystorage* ,用顶层实体调用改模块,存储器模块地址输入位10进制计数器输出,地址每个一个时钟周期加1,输出端利用Signaltap II 捕获和显示正弦波信号。

仿真结果记录




复位信号为低电平有效,当复位信号有效时,存储器输出为0地址的值128,复位信号无效时,存储器地址循环递增,信号输出为正弦波。

中间结果记录

全编译后资源占用情况:

```
Successful - Sun Nov 13 18:53:35 2022
13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version
Quartus II 64-Bit Version
Revision Name
Top-level Entity Name
                                                  FPGA_EXP6_mzw
FPGA_EXP6_mzw
Family
Device
                                                  Cyclone V
5CEFA2F23C8
Timing Models
Logic utilization (in ALMs)
                                                  Final 309 / 9,430 ( 3 % )
Total registers
Total pins
                                                  10 / 224 ( 4 % )
Total virtual pins
                                                  86,016 / 1,802,240 ( 5 % )
Total DSP Blocks
                                                 0 / 25 ( 0 % )
Total HSSI RX PCSs
Total HSSI PMA RX Deserializers
Total HSSI PMA RX ATT Deserializers
Total HSSI TX PCSs
Total HSSI PMA TX Serializers
Total HSSI PMA TX ATT Serializers
                                                 0/4(0%)
Total PLLs
Total DLLs
```

电路总RTL结构图:



FPGA验证结果记录

实验管脚约束情况如下:

					_					
_ dk	Input	PIN_W16	4A	B4A_N0	PIN_W16	2.5 V (default)	12mA (default)			
_ reset	Input	PIN_Y11	3B	B3B_N0	PIN_Y11	2.5 V (default)	12mA (default)			
signal_out[7]	Output	PIN_V20	4A	B4A_N0	PIN_V20	2.5 V (default)	12mA (default) 1 (default)			
signal_out[6]	Output	PIN_U20	4A	B4A_N0	PIN_U20	2.5 V (default)	12mA (default) 1 (default)			
signal_out[5]	Output	PIN_AA22	4A	B4A_N0	PIN_AA22	2.5 V (default)	12mA (default) 1 (default)			
signal_out[4]	Output	PIN_T22	5A	B5A_N0	PIN_T22	2.5 V (default)	12mA (default) 1 (default)			
signal_out[3]	Output	PIN_AB21	4A	B4A_N0	PIN_AB21	2.5 V (default)	12mA (default) 1 (default)			
signal_out[2]	Output	PIN_T17	5A	B5A_N0	PIN_T17	2.5 V (default)	12mA (default) 1 (default)			
signal_out[1]	Output	PIN_AB18	4A	B4A_N0	PIN_AB18	2.5 V (default)	12mA (default) 1 (default)			
signal out[0]	Output	PIN P18	5A	B5A NO	PIN P18	2.5 V (default)	12mA (default) 1 (default)			

clk为50Mhz时钟信号,reset为DIP0复位信号,低电平有效,由于实验箱上没有DA转换器,输出端采用SignaltapⅡ捕获和显示正弦波信号。

• SignaltapⅡ捕获和显示正弦波信号 复位信号有效时



复位信号无效时

实验总结

本次实验通过调用IP核产生一个存储器模块,并用该存储器模块存储正弦波数据,输出正弦波信号。学习了如何调用厂商提供的IP核和如何调用SignaltapII捕获和显示正弦波信号。

VHDL源代码

```
-- 顶层实体
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity FPGA_EXP6_mzw is
       clk :IN std_logic;
       reset :IN std_logic;
       signal_out :OUT std_logic_vector(7 downto 0)
end FPGA_EXP6_mzw;
architecture arch_FPGA_EXP6 of FPGA_EXP6_mzw is
    component mystorage port(
                  : IN STD_LOGIC_VECTOR (9 DOWNTO 0);
       address
                : IN STD_LOGIC;
              : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
    signal address :STD_LOGIC_VECTOR (9 DOWNTO 0):="0000000000";
    storage: mystorage port map(address,clk,signal_out);
   process(clk,reset)
       if(reset = '0') then
           address <= "00000000000";
```

```
if(clk'event and clk = '1') then
                address <= address + 1;</pre>
        end if;
end arch_FPGA_EXP6;
-- 仿真 test bench
library ieee;
use ieee.std_logic_1164.all;
entity FPGA_EXP6_tb is
end FPGA_EXP6_tb;
architecture arch_FPGA_EXP6_tb of FPGA_EXP6_tb is
    component FPGA_EXP6_mzw port(
       clk :IN std_logic;
       reset :IN std_logic;
       signal_out :OUT std_logic_vector(7 downto 0)
   signal clk :std_logic;
   signal reset :std_logic;
   signal signal_out :std_logic_vector(7 downto 0);
    fpga_exp6 :FPGA_EXP6_mzw port map(clk,reset,signal_out);
       clk <= '1';
       reset <= '0';
       reset <= '1';
end arch_FPGA_EXP6_tb;
```