```
module moor with default (input clk, rst, j, output w);
                                                                === moor with default ===
                                                        591
   reg [2:0] ns, ps;
                                                        592
   always @(ps,j) begin
                                                                   Number of wires:
                                                        593
                                                                                                            16
       ns = 3'b000;
                                                                   Number of wire bits:
                                                        594
                                                                                                            20
       case(ps)
                                                        595
                                                                   Number of public wires:
          3'b000: ns = j ? 3'b001: 3'b000;
          3'b001: ns = j ? 3'b001 : 3'b010;
                                                                   Number of public wire bits:
                                                        596
                                                                                                             9
          3'b010: ns = j ? 3'b011 : 3'b000;
                                                        597
                                                                   Number of memories:
                                                                                                             0
          3'b011: ns = j ? 3'b100 : 3'b010;
          3'b100: ns = j ? 3'b001 : 3'b010;
                                                        598
                                                                   Number of memory bits:
                                                                                                             0
          default: ns = 3'b000:
                                                        599
                                                                   Number of processes:
                                                                                                             0
      endcase
                                                                   Number of cells:
                                                        600
                                                                                                            16
   end
                                                        601
                                                                      $ ANDNOT
   assign w = (ps == 3'b100) ? 1'b1 : 1'b0;
                                                                      $ AND
                                                        602
   always @(posedge clk, posedge rst) begin
                                                        603
                                                                      $ A0I3
      if (rst)
                                                                      $ DFF PP0
                                                        604
          ps <= 3'b000;
                                                                      $ DFF PP1
                                                        605
          ps <= ns;
                                                        606
                                                                      $ NOR
   end
                                                        607
                                                                      $ NOT
endmodule
```


```
module moor without default (input clk, rst, j, output w);
                                                                    === moor without default ===
                                                             591
        reg [2:0] ns, ps;
                                                             592
                                                                        Number of wires:
                                                             593
                                                                                                                16
        always @(ps,j) begin
           ns = 3'b000:
                                                                        Number of wire bits:
                                                                                                                20
                                                             594
           case(ps)
                                                             595
                                                                        Number of public wires:
               3'b000: ns = j ? 3'b001 : 3'b000;
                                                                        Number of public wire bits:
                                                             596
               3'b001: ns = i ? 3'b001 : 3'b010;
               3'b010: ns = j ? 3'b011 : 3'b000;
                                                                        Number of memories:
                                                             597
               3'b011: ns = j ? 3'b100 : 3'b010;
                                                                        Number of memory bits:
                                                             598
               3'b100: ns = j ? 3'b001 : 3'b010;
                                                             599
                                                                        Number of processes:
        end
                                                                        Number of cells:
                                                             600
                                                                                                                16
14
                                                             601
                                                                          $ ANDNOT
        assign w = (ps == 3'b100) ? 1'b1 : 1'b0;
                                                             602
                                                                          $ AND
        always @(posedge clk, posedge rst) begin
                                                             603
                                                                          $ A0I3
           if (rst)
                                                                          $ DFF PP0
                                                             604
               ps <= 3'b000;
                                                                          $ DFF PP1
                                                             605
               ps <= ns:
                                                             606
                                                                          $ NOR
        end
```

endmodule

607

\$ NOT

```
591 === moor without default ===
      === moor with default ===
591
                                               16
592
                                               20
         Number of wires:
                                          16
593
         Number of wire bits:
                                          20
594
595
         Number of public wires:
         Number of public wire bits:
596
                                                0
         Number of memories:
597
                                                0
598
         Number of memory bits:
                                               16
         Number of processes:
599
         Number of cells:
                                          16
600
                                                2
601
           $ ANDNOT
602
           $ AND
603
           $ A0I3
           $ DFF PP0
604
                                                3
605
           $ DFF PP1
606
           $ NOR
           $ NOT
607
```



```
module moor with default v2 (input clk, rst, j, output w);
    reg [2:0] ns, ps;
   always @(ps,j) begin
       ns = 3'b100:
       case(ps)
           3'b100: ns = j ? 3'b101 : 3'b100;
           3'b101: ns = j ? 3'b101 : 3'b110;
           3'b110: ns = j ? 3'b111 : 3'b100;
           3'b111: ns = j ? 3'b000 : 3'b110;
           3'b000: ns = j ? 3'b101 : 3'b110;
           default: ns = 3'b100;
   assign w = (ps == 3'b000) ? 1'b1 : 1'b0;
   always @(posedge clk, posedge rst) begin
        if (rst)
            ps <= 3'b100;
            ps <= ns;
endmodule
```

```
=== moor with default v2 ===
  Number of wires:
                                     16
  Number of wire bits:
                                     20
  Number of public wires:
  Number of public wire bits:
  Number of memories:
  Number of memory bits:
  Number of processes:
  Number of cells:
                                     16
     $ ANDNOT
     $ AND
     $ A013
     $ DFF PP0
     $ DFF PP1
     $ NOR
     $ NOT
```

```
module moor without default v2 (input clk, rst, j, output w);
                                                                       === moor without default v2 ===
   reg [2:0] ns, ps;
   always @(ps,j) begin
                                                                          Number of wires:
                                                                                                                  16
      ns = 3'b100;
                                                                          Number of wire bits:
                                                                                                                  20
       case(ps)
                                                                          Number of public wires:
          3'b100: ns = j ? 3'b101 : 3'b100;
                                                                          Number of public wire bits:
          3'b101: ns = j ? 3'b101 : 3'b110;
          3'b110: ns = j ? 3'b111 : 3'b100;
                                                                          Number of memories:
          3'b111: ns = j ? 3'b000 : 3'b110;
                                                                          Number of memory bits:
          3'b000: ns = j ? 3'b101 : 3'b110;
                                                                          Number of processes:
                                                                          Number of cells:
                                                                                                                  16
                                                                             $ ANDNOT
   assign w = (ps == 3'b000) ? 1'b1 : 1'b0;
                                                                             $ AND
   always @(posedge clk, posedge rst) begin
                                                                             $ A0I3
       if (rst)
                                                                             $ DFF PP0
          ps <= 3'b100;
                                                                             $ DFF PP1
          ps <= ns;
                                                                            $ NOR
   end
                                                                            $ NOT
endmodule
```

```
=== moor without default v2 ===
=== moor with default v2 ===
                                         16
                                        20
   Number of wires:
  Number of wire bits:
                                     20
  Number of public wires:
   Number of public wire bits:
   Number of memories:
   Number of memory bits:
                                         16
  Number of processes:
  Number of cells:
     $ ANDNOT
      AND
      A0I3
      DFF PP1
      NOR
     $ NOT
```

