CS 520 Computer Architecture

Project #3

Programming for CPU simulator



Data Hazard in Pipeline – Cycle 1



Data Hazard in Pipeline – Cycle 2



Data Hazard in Pipeline – Cycle 3



Data Hazard in Pipeline – Cycle 4



Control Hazard in Pipeline – Cycle 1



Control Hazard in Pipeline – Cycle 2



Control Hazard in Pipeline – Cycle 3



Control Hazard in Pipeline – Cycle 4



Instructions



Type	Opcode	Operand 1	Operand 2	Operand 3
Inst-3B	Opcode (1 byte)	Register (1 byte)	Register (1 byte)	-
Inst-4B	Opcode (1 byte)	Register (1 byte)	Register (1 byte)	Register (1 byte)
	Opcode (1 byte)	Register (1 byte)	Immediate (2 bytes)	
Inst-5B	Opcode (1 byte)	Register (1 byte)	Register (1 byte)	Immediate (2 bytes)
Inst-6B	Opcode (1 byte)	Register (1 byte)	Immediate (2 bytes)	Immediate (2 bytes)

- Instructions have varied lengths
- Instructions are in a binary code format
- Instructions located in memory address range from 0 to 3999

Memory Map – mmap#.in



Logs – test#.log

```
Cycle: 22 (stalls: 12)
WB:
MEM2:
MEM1:
EX2:
EX1:subl R7 R23 R1
IA:set R31 44288
ID:add2 R18 R31 191
IF:set R27 63232

Cycle: 23 (stalls: 13)
WB:
MEM2:
MEM1:
EX2:subl R7 R23 R1
EX1:set R31 44288
IA:add2 R18 R31 191 (stall)
ID:set R27 63232
IF:sub2 R26 R27 235

Cycle: 24 (stalls: 14)
WB:
MEM2:
MEM1:subl R7 R23 R1
EX2:set R31 44288
EX1:
IA:add2 R18 R31 191 (stall)
ID:set R27 63232
IF:sub2 R26 R27 235
```

- test#.log shows the execution process during the simulation.
- This file is for debugging.
- Your simulator does not need to produce this file.

Output – output#.txt (sample)

```
Registers:
-----------------------------------------
  R0  : 85753      |   R1  : 6144
-----------------------------------------
  R2  : -151886    |   R3  : -14001
-----------------------------------------
  R4  : 38765      |   R5  : -59351
-----------------------------------------
  R6  : 77237      |   R7  : 16330
-----------------------------------------
  R8  : 40960      |   R9  : 6359
-----------------------------------------
  R10 : 12244      |   R11 : -21157
-----------------------------------------
  R12 : -21337     |   R13 : 163317
-----------------------------------------
  R14 : 106661     |   R15 : 33601
-----------------------------------------
  R16 : -32406     |   R17 : 26619
-----------------------------------------
  R18 : -78407     |   R19 : 33056
-----------------------------------------
  R20 : 37888      |   R21 : 57600
-----------------------------------------
  R22 : 7346       |   R23 : -21365
-----------------------------------------
  R24 : 2329       |   R25 : 3840
-----------------------------------------
  R26 : -19008     |   R27 : 149316
-----------------------------------------
  R28 : 26412      |   R29 : 8448
-----------------------------------------
  R30 : -41253     |   R31 : 163072
-----------------------------------------

Stalled cycles due to data hazard: 96

Number of instruction SET: 42
Number of instruction ADD: 59
Number of instruction SUB: 49
Number of instruction MUL: 0
Number of instruction DIV: 0
Number of instruction LD: 0
Number of instruction SD: 0
Number of instruction RET: 1

Total execution cycles: 254
Total instruction simulated: 151
IPC: 0.594488
```

- output#.txt shows the final results that your simulator produces.
- Your simulator prints these results on a terminal (standard output).