4x4 weight stationary Systolic Array Matrix Multiplication:

	mat -	A —	>	M M	V	Č	satput (ux >	iu)		
	mæt - cuxu) Weight (uxui	mat	->							
start CIK Cutrl										
to initiate (load weights)										
	a21 a	dn ans 22 ans 22 ans 22 ans 22 ans	Q14 Q24 Q34 Q44	w ₁₁ 0 w ₂₁ 1 w ₃₁ 0	W12 W23 W22 W23 W32 W33 W42 W43	W14 W24 W34 W44	C ₁₁ C ₁₂ C ₂₁ C ₂₂ C ₃₁ C ₃₂ C ₄₁ C ₄₂	C13 (C23 (C33 (C43 (C43 (C43 (C43 (C43 (C43 (C4	24 24 34 44	
			au	031	a21	q ₁₁	$\omega_{\scriptscriptstyle W}$	WIZ	WI3	ω_{14}
		aux	azz	a22	a12	0	ω_{2_1}	W22	W23	Wzu
	aus	Q <u>2</u> 3	ass	a ₁ 3	0	\bigcirc	ω_{a_1}	W32	W33	WZY
Quu	934	azu	an	\bigcirc	\Diamond	0	ω_{u_1}	W42	Wu3	W44
Cycleo	2.			au	03 1	a ₂₁	. VI.	WIZ	ω_{l3}	WIY
			auz	azz	a22	a12	O W21	Waz	W23	Wzu
		aus	033	Clas	a ₁ 3	0	$\bigcirc \omega_{31}$	<i>₩</i> 32	<i>₩</i> 33	W34
	Quu	Q34	azu	alu	\bigcirc	\Diamond	O Wuj	642	W43	W44

Homework-2

$$C_{11} = \alpha_{11} \omega_{11}$$
 $C_{21} = 0$
 $C_{31} = 0$

Ch1= 0


cycle 1:

0 O W41 0 642 aly W 934 024 W43 944

cycle-1 :

C12= a11 W12

C21= a21 W11



$$C_{11} = a_{11} w_{11} + a_{12} w_{21} + a_{13} w_{31}$$


$$C_{12} = a_{11} w_{12} + a_{12} w_{22}$$


$$C_{21} = a_{21} w_{11} + a_{22} w_{21}$$

$$C_{22} = a_{21} w_{12} +$$

$$C_{13} = a_{11} w_{13} +$$

$$C_{31} = a_{31} w_{11} +$$






The MMU (Matrix Multiplication Unit) module is the top-level module that represents a systolic array for matrix multiplication. It takes several inputs, processes them through multiple MAC (Multiply-Accumulate) units arranged in a 2D array, and produces an output accumulator result.

The MAC (Multiply-Accumulate) module represents a single multiply-accumulate unit. It takes inputs, multiplies data with weight, accumulates the results, and produces output data and accumulation. Overall, the MMU module orchestrates the interaction between multiple MAC modules, arranging them in a systolic array fashion to perform matrix multiplication. The MAC module represents a single multiply-accumulate operation, with control for weight loading and accumulator reset. The design as a whole is intended for matrix multiplication operations in a systolic array configuration.

Screenshots of RTL simulation results:



DC synthesis report on timing, power, and area:

```
clock clk (rise edge)
                                                                 500.00
clock network delay (ideal)
                                                        0.00
                                                                 500.00
clock uncertainty
                                                       -0.01
                                                                 499.99
m01 acc out reg 14 /CLK (DFFHQNx1 ASAP7 75t R)
                                                        0.00
                                                                 499.99 r
library setup time
                                                                 483.86
                                                      -16.13
data required time
                                                                 483.86
data required time
                                                                 483.86
data arrival time
slack (MET)
                                                                   0.84
```

```
Operating Conditions: PVT 0P7V 25C Library: asap7sc7p5t 22b AO RVT TT 170906
Wire Load Model Mode: segmented
             Wire Load Model
                                       Library
Global Operating Voltage = 0.7
Power-specific unit information :
   Voltage Units = 1V
    Capacitance Units = 1.000000ff
   Time Units = 1ps
                               (derived from V,C,T units)
   Dynamic Power Units = 1mW
   Leakage Power Units = 1pW
                                      Switch Int Leak Total
Power Power Power Power
Hierarchy
                                    0.464 1.263 5.13e+05 1.728 100.0
MMU
1
```


From the above power data we can observe about both dynamic and leakage power, Dynamic power units measure the power consumed during active, dynamic operations, while leakage power units measure the power consumed when the circuit is idle. A balance between minimizing both dynamic and leakage power is essential for achieving energy-efficient and high-performance integrated circuits. From the timing report, there is a slack of 0.84 and most of the time got utilized perfectly.

Homework-2

```
Number of ports:
                                          195
Number of nets:
                                          7023
Number of cells:
                                          6251
Number of combinational cells:
                                          5671
Number of sequential cells:
                                          580
Number of macros/black boxes:
Number of buf/inv:
                                         1339
Number of references:
                                           40
                                 6961.774980
Combinational area:
Buf/Inv area:
                                   948.049932
Noncombinational area:
Macro/Black Box area:
                                 2706.047897
                                   0.000000
Net Interconnect area: undefined (No wire load specified)
Total cell area:
                                  9667.822877
Total area:
                           undefined
```

From the above report the "Total cell area" is a significant metric in the area report, representing the sum of areas occupied by cells within the chip design. In this case, the total cell area is approximately 9667.82 square units. This metric provides a fundamental measurement of the chip's physical footprint and is essential for estimating chip manufacturing costs, power consumption, and overall performance

Post-synthesis gate level simulation results:



The above fig describes the accumulator outputs of (30,31,32,33 elements) post generating the netlist after doing synthesis and simulating it with the main testbench where we get the outputs diagonally in hexadecimal radix form.

Homework-2