
Mark Vinciguerra EC413 Lab 6: Single Cycle CPU

## Single Cycle CPU Schematic:



## SLT:

Added additional R-type instruction in ALU Control. In the ALU we have the output being set to 1 if a is less than b.

### ADDI:

Added an ADDI instruction to the control and set control items to store added immediate value to the destination register.

```
end else if (instruction == 6'b00_1000) begin //addi
ALUOp = 2'b10;
MemRead = 1'b0;
MemtoReg = 1'b0;
RegDst = 1'b0;
Branch = 1'b0;
ALUSrc = 1'b1;
MemWrite = 1'b0;
RegWrite = 1'b1;
```

Added j instruction in control and jump variable to all the other control modules. We set jump to jump to address 0, the first instruction, where it does a loop going from the first instruction, the other instructions, then jumping again. ALUOp is don't cares because the ALU does not matter for this instruction. We also created a new mux where the input is the output of the old mux. The new mux output goes to the PC giving it its new instruction address.

```
end else if (instruction == 6'b00_0010) begin //jump
ALUOp = 2'bll;
MemRead = 1'b0;
MemtoReg = 1'b0;
RegDst = 1'b0;
Branch = 1'b0;
ALUSrc = 1'b0;
MemWrite = 1'b0;
RegWrite = 1'b0;
Jump = 1'bl;
mux #(32) PC_Input_MUX (PCSrc, PC_plus_4, Branch_target_address, PC_input_mux_output);
wire [31:0] jump_address_second_half;
shift_left_2 #(32) Shift_Left_Two_jump (instruction_mem_out, jump_address_second_half);
wire [31:0] jumpAddress = {PC_plus_4[31:28], jump_address_second_half[27:0]};
mux #(32) jump_mux (Jump, PC_input_mux_output, jumpAddress, PC_in);
```

#### Branch:

Added BNE instruction to control. Also added additional hardware to the CPU.

```
end else if (instruction == 6'b00_0101) begin //BNE
        ALUOp = 2'b01;
        MemRead = 1'b0;
        MemtoReg = 1'b0;
        RegDst = 1'b0;
        Branch = 1'b0;
        ALUSrc = 1'b0;
        MemWrite = 1'b0;
        RegWrite = 1'b0;
        Jump = 1'b0;
        BNE = 1'b1;
  wire [31:0] Branch_target_address;
wire [31:0] immediate_x_4;
shift_left_2 #(32) Shift_Left_Two (immediate, immediate_x_4);
Adder #(32) Branch_Target_Adder (PC_plus_4, immediate_x_4, Branch_target_address);
   wire PCSrcl;
   wire PCSrc2;
   wire PCSrc;
   wire [31:0] PC_input_mux_output;
   and Branch_And (PCSrc1, Branch, zero_flag);
   not BNE_not_zero (not_zero_flag, zero_flag);
and BNE_And (PCSrc2, not_zero_flag, BNE);
   or BNE_or_BEQ(PCSrc, PCSrc1, PCSrc2);
   mux #(32) PC_Input_MUX (PCSrc, PC_plus_4, Branch_target_address, PC_input_mux_output);
   wire [31:0] jump_address_second_half;
   shift_left_2 \ \#(32) \ Shift_Left_Two_jump \ (instruction\_mem\_out, \ jump\_address\_second\_half);
   wire [31:0] jumpAddress = {PC_plus_4[31:28], jump_address_second_half[27:0]};
mux #(32) jump_mux (Jump, PC_input_mux_output, jumpAddress, PC_in);
```

#### ПП

Added additional LUI instruction to the control. Added new ALUOp function for LUI:

```
else if (func == 3'd6)
out = {b[15:0], 16'b0};
```

#### Testbench:

```
Untitled 1 × ALU_control.v × control.v × ALU.v × cpu.v × tb_cpu.v ×
  /ad/eng/users/m/a/mark12/EC413/Lab6Submit/tb_cpu.v
   \mathsf{Q}_{1} \mid \underline{\mathsf{H}}_{1} \mid 4 \wedge | \ \Rightarrow \ | \ \ \underline{\mathsf{X}}_{1} \mid \underline{\mathsf{H}}_{2} \mid | \ \underline{\mathsf{H}}_{2} \mid | \ \underline{\mathsf{X}}_{1} \mid | \ \underline{\mathsf{H}}_{2} \mid | \ \underline{\mathsf{Q}}_{2} \mid | \ \underline{\mathsf{H}}_{2} \mid | \ \underline{\mathsf{M}}_{2} \mid | \ \underline{\mathsf{H}}_{2} \mid | \ \underline{\mathsf{Q}}_{2} \mid | \ \underline{\mathsf{H}}_{2} \mid | \ \underline{\mathsf{M}}_{2} \mid | \ \underline{\mathsf{H}}_{2} \mid | \ \underline{\mathsf{Q}}_{2} \mid | \ \underline{\mathsf{H}}_{2} \mid | \ \underline{\mathsf{M}}_{2} \mid | \ \underline{\mathsf{M}}
                                     nodule tb_cpu;
                                                       reg rst;
reg clk;
reg initialize;
reg [31:0] instruction_initialize_data;
reg [31:0] instruction_initialize_address;
  // Instantiate the Unit Under Test (UUT)
                                                            initial begin
// Initialize Inputs
rst = 1:
    clk = 0:
    initialize = 1:
    instruction_initialize_data = 0;
    instruction_initialize_address = 0;
                     000000
                        instruction_initialize_address = 0;
instruction_initialize_data = 32'b000000_00000_00001_000001_000000;
instruction_initialize_data = 32'b000000_00000_00001_000001_000000_10_00000;
                                                                                                                                                                                                                                                                                                                                                                                      // ADD R1, R0, R2 = 20
                                                                         #20;
instruction_initialize_address = 4;
instruction_initialize_data = 32'b000000_00100_00100_01000_00000_10_0010;
                                                                                                                                                                                                                                                                                                                                                                                               // SUB R8. R4. $4 = 0
                                                                         #20; instruction_initialize_data = 32 b000000_0010_0010_0010_00001_0000;
instruction_initialize_data = 32:b000000_0010_0011_00111_00000_10_0101;
instruction_initialize_data = 32:b000000_0010_0010_00111_00000_10_0101;
                                                                         #20:
instruction_initialize_address = 12;
instruction_initialize_data = 32'bl01011_00000_01001_00000_00000_00_1100;
                                                                                                                                                                                                                                                                                                                                                                                     // SW R9, 12(R0)
                                                                       #20;
instruction_initialize_address = 16;
instruction_initialize_data = 32'bl00011_00000_01100_00000_00000_00_1100;
                                                                                                                                                                                                                                                                                                                                                                                         // LW R12, 12(R0)
                                                                         #20;
instruction_initialize_address = 20;
instruction_initialize_data = 32'b000000_00000_00010_00001_00000_10_1010; //SLT R3, R8, R2
#20
                                                                       #20 instruction_initialize_address = 24; instruction_initialize_data = 32'b001000_00000_01101_000000000000001;
                                                                                                                                                                                                                                                                                                                                                                                      //ADDI R13, R0, 0000000000
                        000
                                                                       #20
instruction_initialize_address = 28;
instruction_initialize_data = 32'b00111_00000_00110_111110000000000;
                                                                                                                                                                                                                                                                                                                                                                                        //LUI R6, R0, 0000000011
                        000
                                                                       000
                                                                       #20 instruction_initialize_address = 36; instruction_initialize_data = 32'b000010_00000_00000_00000000000;
                        0000
                                                                       instruction_initialize_address = 40;
instruction_initialize_data = 32'b000100_00000_00000_11111_11111_11111;
                                                                                                                                                                                                                                                                                                                                                                                           // BEQ RO, RO, -1
                                                                       initialize = 0;
                     always

#5 clk = ~clk;
endmodule
                                          ;
'//$R0 = 0, R1 = 10, R2 = 20, R3 = 30, R4 = 40
```

Address 20 uses SLT comparing R0 and R2 and stores result in R3. Address 24 adds R0 with immediate 1 in decimal and storing value in R13. Address 28 uses LUI loading the immediate 0000000011 into the most significant 16 bits of register R0 and storing this value in R6. Address 32 does BNQ comparing R0 and R2 and if not equal, it loops to the address before making infinite loop. Address 36 makes a jump to the first instruction also making an infinite loop as time goes on.

# Simulation:

