VIJAY RAJAN MACHINGAUTH

ENGINEERING DIRECTOR, INTEL CORPORATION



ABOUT

CAMPBELL, CALIFORNIA, CA 95008

✓ VIJAY.RAJAN@GMAIL.COM

(408)-797-4215 C

HARDWARE ARCHITECTURE & DESIGN

MICROPROCESSORS DEBUG FIRMWARE DESIGN & VALIDATION CAD AUTOMATION RTL DESIGN & VALIDATION ARCHITECTURE SYSTEMVERILOG POST-SI VALIDATION SOC POWER MANAGEMENT **EMULATION** SIMULATION

SOFTWARE/PROGRAM MING LANGUAGES

PYTHON PERL

RUBY X86/IA32

GENERAL ASSEMBLY LANGUAGE

DEBUG

LEADERSHIP

MENTORING BUILDING & LEADING HIGH-VELOCITY TEAMS PROJECT MANAGEMENT

LANGUAGES

ENGLISH, TAMIL, MALAYALAM, HINDI

SUMMARY

Building & leading high-velocity teams focused on solving complex engineering problems, managing cross-geo teams, SoC power management, firmware validation, arch/micro arch debug in pre/post-si env, ARM and X86 architectures, CAD tools development for microprocessors/graphics, emulation bring up/debug/collateral development, Arch simulation & modeling, Virtual Platforms, C, C++, python, perl & ruby

EXPERIENCE

07/2021 - PRESENT

ENGINEERING DIRECTOR, SOFTWARE & ADVANCED TECHNOLOGY GROUP

 $Lead \ the \ Client \ power \ management \ virtual \ platform \ development \ team \ and \ the \ Advanced$ Architecture simulation & modeling team - responsible for delivering client Simics Virtual Platforms with power management capabilities, R&D of advanced simulation capabilities/models that enable various PnPnT studies & use cases

11/2015 - 06/2021

SENIOR ENGINEERING MANAGER TECHNICAL, IPG

Led the server power management IP/firmware validation and the Intel server manageability IP development teams - delivering power management FW for all Intel server products & Intel server manageability IP.

Icelake Server, Snowridge, Icelake-D, Sapphire Rapids, Intel 4 Server Products

SENIOR CHIEF ENGINEER, VALIDATION ARCHITECT

Senior Chief Engineer and Validation Architect responsible for validation strategy for $\label{lem:eq:expression} Exynos \, mobile \, \tilde{S}oCs. \, simulation, emulation, multi-IP \, validation \, \& \, multi-processor \, validation \, strategies$

TECHNICAL LEAD, POST-SILICON VALIDATION

 $Led\ a\ team\ focused\ on\ Xeon\ power\ management\ post-silicon\ validation.\ Driving\ test$ $content \, development, execution \, and \, debug. \, Responsibilities \, include \, content \, and \,$ execution planning, failure debug for internal and externally reported issues

 $Lead\ power\ management\ post-si\ validation\ of\ Jaketown, Ivytown\ and\ Broadwell$

07/2008 - 07/2010

TECHNICAL LEAD, POST-SILICON DEBUG AND DEBUG TOOLS

Led a team developing post-silicon debug tools. These tools are used for the post-si system debug of Intel multi-core Xeon Microprocessors. Validation of power management features and manual debug of failures.

TECHNICAL LEAD, SV TOOLS

Led a team to develop post-si tools that increased debug productivity and improved TTM.

SENIOR CAD ENGINEER

 $Validation \ tools - architectural/micro-architectural \ pre-silicon \ validation \ tools, developing$ simulation/emulation solutions

EDUCATION

UNIVERSITY OF MINNESOTA

09/2001 - 05/2003

MS COMPUTER ENGINEERING & MATH (MINOR)

SRI VENKATESWARA COLLEGE OF ENGG, CHENNAI 06/1997-05/2001 B.E. ELECTRICAL AND ELECTRONICS ENGG

AWARDS

INTEL ACHIEVEMENT AWARD

Intel Achievement Award (IAA) for RTL simulator development and deployment.