
Modeling of Time in Discrete-Event Simulation of Systems-on-Chip **Abstract** Giovanni Funchal^{1,2} and Matthieu Moy¹ ¹ Verimag (Grenoble INP) Grenoble, France ²STMicroelectronics Grenoble, France Work partially supported by HELP ANR project MEMOCODE, July 2011 Matthieu Moy (Verimag) Modeling of Time/jTLM MEMOCODE, July 2011 < 1 / 23 > Matthieu Moy (Verimag) Modeling of Time/jTLM MEMOCODE, July 2011 < 2 / 23 > jTLM Outline Modern Systems-on-a-Chip Software Transaction Level Modeling and jTLM Time and Duration in jTLM Applications Hardware Implementation 6 Conclusion Matthieu Moy (Verimag) Modeling of Time/jTLM MEMOCODE, July 2011 < 3 / 23 > Modeling of Time/jTLM MEMOCODE, July 2011 < 5 / 23 > jTLM jTLM Transaction-Level Modeling SystemC/TLM vs. "TLM Abstraction Level" SystemC **TLM** • (Fast) simulation essential in the design-flow jTLM ► To write/debug software ← Cycle ► To validate architectural choices Parallelism this talk accurate As reference for hardware verification • Transaction-Level Modeling (TLM): Clocks Function High level of abstraction RTL calls Suitable for Coroutine semantics Industry Standard = SystemC/TLM Gale δ -cycle Matthieu Moy (Verimag) Modeling of Time/jTLM MEMOCODE, July 2011 < 6 / 23 > Matthieu Moy (Verimag) Modeling of Time/jTLM MEMOCODE, July 2011 < 7 / 23 > jTLM jTLM: goals and peculiarities Simulation Time Vs Wall-Clock Time



Matthieu Moy (Verimag) Modeling of Time/TLM MEMOCODE, July 2011 < 8 / 23 > Matthieu Moy (Verimag) Modeling of Time/TLM MEMOCODE, July 2011 < 10 / 23 >


• jTLM's goal: define "TLM" independently of SystemC

Not cooperative (true parallelism)

Small and simple code (≈ 500 LOC)
 Nice experimentation platform

Not C++ (Java)
 No δ-cycle
 Interesting features

Not meant for production




Example bug: mis-placed synchronization:


```
flag = true;
                               while(!flag)
         awaitTime(5);
                                    awaitTime(1);
                               awaitTime(10);
         writeIMG();
                               readIMG();
         awaitTime(10);
\Rightarrow bug never seen in simulation
```

```
while(!flag)
consumesTime(15) {
    flag = true;
                            awaitTime(1);
    writeIMG();
                        awaitTime(10);
                        readIMG();
```

⇒ strictly more behaviors, including the buggy one

Matthie	eu Moy (Verimag)	Modeling of Time/jTLM	MEMOCODE, July 2011	< 16 / 23 >
jTLM	Duration	Applications	Implementation	Conclusion
Time Queue and awaitTime(T)				
Current Qurrent QuitTime (90)				





- - ▶ Parallelizing within δ -cycle = great if you have clocks Simulation time is the bottleneck with quantitative/fuzzy time

Matthieu Moy (Verimag) Modeling of Time/jTLM MEMOCODE, July 2011 < 17 / 23 >

Time Queue and consumesTime (T)

What about consumesTime(T) ?

Matthieu Moy (Verimag) Modeling of Time/jTLM MEMOCODE, July 2011 < 19 / 23 > Matthieu Moy (Verimag) Modeling of Time/jTLM MEMOCODE, July 2011 < 20 / 23 > jTLM Time Queue and consumesTime (T) Current Curren^{*} Current instant instant instant e(30) P, Q, Rime Elapse Q P Q) Process P: Process R: Process Q: ▶i(); ▶consumesTime(50){ ►awaitTime(30); ▶awaitTime(90); > g();
>}
>h(); ▶j(); ConsumesTime(30){
k();

Modeling of Time/jTLM MEMOCODE, July 2011 < 21 / 23 >

Matthieu Moy (Verimag)

Perspectives

Conclusion

Summary

- ► Tasks with duration
- ► Exhibit more behaviors/bugs
- ► Better parallelization
- Skipped from the talk (cf. paper)
 - Tasks with a priori unknown durationjTLM's cooperative mode

Perspectives

- Adapt the ideas to SystemC (ongoing, not so hard)
 Run-time Verification to explore schedules (science-fiction)
 Open-Source Release?

Thank you! → Questions?

Matthieu Moy (Verimag) Modeling of Time/jTLM MEMOCODE, July 2011 < 23 / 23 >