

ST7567A

132X65 Dot Matrix LCD Controller/Driver

Datasheet

Version 1.2b

2017/05

Sitronix Technology Corporation

Sitronix Technology Corp. reserves the right to change the contents in this document without prior notice.



LIST OF CONTENT

1 INTRODUCTION	6
2 FEATURES	6
3 COG OUTLINE	7
3-1 PAD ARRANGEMENT	7
3-2 PAD CENTER COORDINATES	8
4 BLOCK DIAGRAM	12
5 HARDWARE PIN DESCRIPTION	13
5-1 LCD Driver Output Pins	13
5-2 Microprocessor Interface Pins	13
5-3 Configuration Pins	15
5-4 Power System Pins	16
5-5 Test Pins	16
5-6 Recommend ITO Resistance	17
6 FUNCTION DESCRIPTION	18
6-1Microprocessor Interface	18
6-1-1 Chip Select Input	18
6-1-2 Interface Selection	18
6-1-3 Parallel Interface	18
6-1-4 Setting Serial Interface	19
6-2 4-line SPI interface (SI2="L", PSB="L" and C86="H")	19
6-3 3-line SPI interface (SI2="L", PSB="L" and C86="L")	20
6-4 I2C serial interface (SI2="H, "PSB="L" and C86="X")	21
6-4-1 Bit Transfer	21
6-4-2 Start and Stop Conditions	21
6-4-3 System Configuration	22
6-4-4 Acknowledgement	22
6-4-5 I2C Interface Protocol	23
6-5 Data Transfer	24
7 Display Data RAM (DDRAM)	25
7-1 Addressing	
7-2 Page Address Circuit	26
7-3 Column Address Circuit	
7-4 Line Address Circuit	33
7-5 Display Data Latch Circuit	34
7-6 Oscillation Circuit	34
7-7 Liquid Crystal Driver Power Circuit	34
7-8 External Components of Power Circuit	34
8 RESET CIRCUIT	
9 INSTRUCTION	37
9-1 INSTRUCTION TABLE	37
9-2 INSTRUCTION DESCRIPTION	
9-2-1 Display ON/OFF	
9-2-2 Set Start Line	39
9-2-3 Set Page Address	
9-2-4 Set Column Address	40



9-2-5 Read Status	40
9-2-6 Write Data	40
9-2-7 Read Data	40
9-2-8 SEG Direction	41
9-2-9 Inverse Display	41
9-2-10 All Pixel ON	41
9-2-11 Bias Select	41
9-2-12 Read-modify-Write	42
9-2-13 END	42
9-2-14 RESET	42
9-2-15 COM Direction	43
9-2-16 Power Control	43
9-2-17 Regulation Ratio	43
9-2-18 Set EV	44
9-2-19 Power Save (Compound Instruction)	45
9-2-20 Set Booster	45
9-2-21 NOP	45
9-2-22 Set N-Line	46
9-2-23 Release N-Line	46
9-2-24 SPI Read Status	46
9-2-25 SPI Read DDRAM	46
9-2-26 Extension Command Set	47
9-2-27 High Power Mode ON	47
9-2-28 High Power Mode OFF	47
9-2-29 Display Setting Mode	48
10. operation flow	50
10-1Power ON Sequence	50
10-2 Display Data	52
10-3 Refresh	52
10-4 Power-Save Flow and Sequence	
10-5 Power OFF Flow and Sequence	55
11 LIMITING VALUES	57
12 HANDLING	58
13 DC CHARACTERISTICS	58
Selection of Application Voltage	
14 TIMING CHARACTERISTICS	60
14-1 System Bus Timing for 6800 Series MPU	
14-2 System Bus Timing for 8080 Series MPU	62
14-3 System Bus Timing for 4-Line Serial Interface	
14-4 SERIAL INTERFACE (3Line-SPI Interface)	66
14-5 SERIAL INTERFACE (I2C Interface)	
14-6 Hardware Reset Timing	
15 APPLICATION NOTE	
15-1 ITO Layout Reference	69
15-2 LCM Design Reference	
15-3 Layout Design Reference (65 Duty, I2C)	
15-4 Application Circuit	72



ST7567A

16 Reversion history.....

Ver 1.2b 4/77 2017/05/24



LIST OF FIGURES

Figure 1	Chip Outline	7
Figure 2	PAD Location	8
Figure 3	Block Diagram	12
Figure 4	4-Line SPI Access	19
Figure 5	Bit Transfer	21
Figure 6	Definition of STRAT and STOP Condition	21
Figure 7	System Configuration	22
Figure 8	Acknowledgement of I2C Interface	22
Figure 9	I2C Interface Protocol	23
Figure 10	Data Transfer: Write	24
Figure 11	Data Transfer: Read	24
Figure 12	DDRAM Mapping (Default Setting)	25
Figure 13	DDRAM Format	25
Figure 14	DDRAM and Output Map (COM/SEG) 1/65 Duty	27
Figure 15	DDRAM and Output Map (COM/SEG) 1/55 Duty	28
Figure 16	DDRAM and Output Map (COM/SEG) 1/49 Duty	29
Figure 17	DDRAM and Output Map (COM/SEG) 1/33 Duty	30
Figure 18	DDRAM and Output Map (COM/SEG) 1/17 Duty	31
Figure 19	DDRAM and Output Map (COM/SEG) 1/9 Duty	32
Figure 20	Start Line Function	33



1 INTRODUCTION

ST7567A is a single-chip dot matrix LCD driver which incorporates LCD controller and common/segment drivers. ST7567A can be connected directly to a microprocessor with 8-bit parallel interface, 4-line serial interface (SPI-4), 3-line serial interface (SPI-3) or I2C serial interface. Display data sent from MPU is stored in the internal Display Data RAM (DDRAM) of 132x65 bits. The display data bits which are stored in DDRAM are directly related to the pixels of LCD panel. ST7567A contains 132 segment-outputs, 64 common-outputs and 1 icon-common-output. With built-in oscillation circuit and low power consumption power circuit, ST7567A generates LCD driving signal without external clock or power, so that it is possible to make a display system with the fewest components and minimal power consumption.

2 FEATURES

Single-chip LCD Controller & Driver On-chip Display Data RAM (DDRAM)

- > Capacity: 132x65=8580 bits
- Directly display RAM pattern from DDRAM

Selectable Display Duty

- 1/65 duty: 132 segment x 65 common
- 1/55 duty: 132 segment x 55 common
- > 1/49 duty: 132 segment x 49 common
- > 1/33 duty: 132 segment x 33 common
- > 1/17 duty: 132 segment x 17 common
- > 1/9 duty: 132 segment x 9 common

Microprocessor Interface

- Bidirectional 8-bit parallel interface supports:
 8080-series and 6800-series MPU
- ➤ 4-line SPI (SPI-4)
- > 3-line SPI (SPI-3)
- ► 12C

Abundant Functions

Display ON/OFF, Normal/Reverse Display Mode,
 Set Display Start Line, Read IC Status, Set all

Display Points ON, Set LCD Bias, Electronic Volume Control, Read-modify-Write, Slect Segment Driver Direction, Power Saving Mode, Select Common Driver Direction, Select Voltage Regulator Resistor Ratio (for V0).

External Hardware Reset Pin (RSTB)

Built-in Oscillation Circuit

No external component required

Low Power Consumption Analog Circuit

- Voltage Booster (4X, 5X)
- ➤ High-accuracy Voltage Regulator for LCD Vop (Thermal Gradient: -0.05%/℃)
- Voltage Follower for LCD Bias Voltage

Wide Operation Voltage Range

- > VDD1-VSS1=1.8V~3.3V (TYP.)
- VDD2-VSS2=2.2V~3.3V (TYP.)
- > VDD3-VSS3=2.2V~3.3V (TYP.)

Temperature Range: -30~85℃

Package Type: COG

ST7567A	6800, 8080, 4-Line, 3-Line	J
ST7567Ai	I ² C Interface	BUS

Sitronix Technology Corp. reserves the right to change the contents in this document without prior notice.



3 COG OUTLINE

3-1 PAD ARRANGEMENT




Figure 1 Chip Outline


Part Number			
ST	7567A		
Chip Size	4214	x 624 ± 40	
Chip Thickness		300	
Bump Height		10	
В	Bump Siz	е	
PAD No.	PAD No.		
71~91,248~268		115X12	
92~103,104~235, 236~247		12X115	
3,8,16,55~70		30X45	
46~54		25X45	
1~2,4~7,9~15,17	7~45	40x45	
Bump Space			
PAD No.		Length	
1~70		15	
71~91,248~268		14	
92~103,104~235, 236~247		36	

^{*} Unit: um

^{*} Refer to section "PAD CENTER COORDINATES" for ITO layout.



3-2 PAD CENTER COORDINATES



PAD NO.	PIN Name	Х	Υ
1	CL	-1735	-254.5
2	CSB	-1680	-254.5
3	VDDH	-1630	-254.5
4	RSTB	-1580	-254.5
5	A0	-1525	-254.5
6	RWR	-1470	-254.5
7	ERD	-1415	-254.5
8	VDDH	-1365	-254.5
9	D0	-1315	-254.5
10	D1	-1260	-254.5
11	D2	-1205	-254.5
12	D3	-1150	-254.5
13	D4	-1095	-254.5
14	D5	-1040	-254.5
15	D6	-985	-254.5
16	VSSL	-935	-254.5
17	D7	-885	-254.5
18	VDD1	-830	-254.5
19	VDD1	-775	-254.5
20	VDD2	-720	-254.5
21	VDD2	-665	-254.5
22	VDD2	-610	-254.5
23	VDD3	-555	-254.5
24	VSS1	-500	-254.5
25	VSS1	-445	-254.5
26	VSS3	-390	-254.5
27	VSS2	-335	-254.5
28	VSS2	-280	-254.5
29	VSS2	-225	-254.5
30	VOI	-170	-254.5
31	VOI	-115	-254.5
32	V0I	-60	-254.5
33	V0O	-5	-254.5
34	V0O	50	-254.5
35	XV0O	105	-254.5
36	XV0O	160	-254.5
37	XV0I	215	-254.5
38	XV0I	270	-254.5
39	XV0I	325	-254.5
40	VMO	380	-254.5

Figure 2 PAD Location



PAD NO.	PIN Name	Χ	Υ
41	VMO	435	-254.5
42	VGI	490	-254.5
43	VGI	545	-254.5
44	VGI	600	-254.5
45	VGO	655	-254.5
46	T6	702.5	-254.5
47	T7	742.5	-254.5
48	Т8	782.5	-254.5
49	TFCOM	822.5	-254.5
50	T1	862.5	-254.5
51	T2	902.5	-254.5
52	Т3	942.5	-254.5
53	T4	982.5	-254.5
54	T5	1022.5	-254.5
55	VREF	1065	-254.5
56	VSSL	1110	-254.5
57	VDDH	1155	-254.5
58	TSEL	1200	-254.5
59	C86	1245	-254.5
60	VDDH	1290	-254.5
61	PSB	1335	-254.5
62	VSSL	1380	-254.5
63	SI2	1425	-254.5
64	VDDH	1470	-254.5
65	SEL1	1515	-254.5
66	VSSL	1560	-254.5
67	SEL2	1605	-254.5
68	VDD1	1650	-254.5
69	VDD2	1695	-254.5
70	VDD3	1740	-254.5
71	COM62	2009.5	-257.5
72	COM60	2009.5	-231.5
73	COM58	2009.5	-205.5
74	COM56	2009.5	-179.5
75	COM54	2009.5	-153.5
76	COM52	2009.5	-127.5
77	COM50	2009.5	-101.5
78	COM48	2009.5	-75.5
79	COM46	2009.5	-49.5
80	COM44	2009.5	-23.5

DAD NO	DIN Nome	V	V
PAD NO.	PIN Name	X	Y
81	COM42	2009.5	2.5
82	COM40	2009.5	28.5
83	COM38	2009.5	54.5
84	COM36	2009.5	80.5
85	COM34	2009.5	106.5
86	COM32	2009.5	132.5
87	COM30	2009.5	158.5
88	COM28	2009.5	184.5
89	COM26	2009.5	210.5
90	COM24	2009.5	236.5
91	COM22	2009.5	262.5
92	COM20	1880	219.5
93	COM18	1856	89.5
94	COM16	1832	219.5
95	COM14	1808	89.5
96	COM12	1784	219.5
97	COM10	1760	89.5
98	COM8	1736	219.5
99	COM6	1712	89.5
100	COM4	1688	219.5
101	COM2	1664	89.5
102	COM0	1640	219.5
103	COMS2	1616	89.5
104	SEG0	1572	219.5
105	SEG1	1548	89.5
106	SEG2	1524	219.5
107	SEG3	1500	89.5
108	SEG4	1476	219.5
109	SEG5	1452	89.5
110	SEG6	1428	219.5
111	SEG7	1404	89.5
112	SEG8	1380	219.5
113	SEG9	1356	89.5
114	SEG10	1332	219.5
115	SEG11	1308	89.5
116	SEG12	1284	219.5
117	SEG13	1260	89.5
118	SEG14	1236	219.5
119	SEG15	1212	89.5
120	SEG16	1188	219.5
L			



PAD NO.	PIN Name	Х	Υ
121	SEG17	1164	89.5
122	SEG18	1140	219.5
123	SEG19	1116	89.5
124	SEG20	1092	219.5
125	SEG21	1068	89.5
126	SEG22	1044	219.5
127	SEG23	1020	89.5
128	SEG24	996	219.5
129	SEG25	972	89.5
130	SEG26	948	219.5
131	SEG27	924	89.5
132	SEG28	900	219.5
133	SEG29	876	89.5
134	SEG30	852	219.5
135	SEG31	828	89.5
136	SEG32	804	219.5
137	SEG33	780	89.5
138	SEG34	756	219.5
139	SEG35	732	89.5
140	SEG36	708	219.5
141	SEG37	684	89.5
142	SEG38	660	219.5
143	SEG39	636	89.5
144	SEG40	612	219.5
145	SEG41	588	89.5
146	SEG42	564	219.5
147	SEG43	540	89.5
148	SEG44	516	219.5
149	SEG45	492	89.5
150	SEG46	468	219.5
151	SEG47	444	89.5
152	SEG48	420	219.5
153	SEG49	396	89.5
154	SEG50	372	219.5
155	SEG51	348	89.5
156	SEG52	324	219.5
157	SEG53	300	89.5
158	SEG54	276	219.5
159	SEG55	252	89.5
160	SEG56	228	219.5

PAD NO.	PIN Name	Х	Υ
161	SEG57	204	89.5
162	SEG58	180	219.5
163	SEG59	156	89.5
164	SEG60	132	219.5
165	SEG61	108	89.5
166	SEG62	84	219.5
167	SEG63	60	89.5
168	SEG64	36	219.5
169	SEG65	12	89.5
170	SEG66	-12	219.5
171	SEG67	-36	89.5
172	SEG68	-60	219.5
173	SEG69	-84	89.5
174	SEG70	-108	219.5
175	SEG71	-132	89.5
176	SEG72	-156	219.5
177	SEG73	-180	89.5
178	SEG74	-204	219.5
179	SEG75	-228	89.5
180	SEG76	-252	219.5
181	SEG77	-276	89.5
182	SEG78	-300	219.5
183	SEG79	-324	89.5
184	SEG80	-348	219.5
185	SEG81	-372	89.5
186	SEG82	-396	219.5
187	SEG83	-420	89.5
188	SEG84	-444	219.5
189	SEG85	-468	89.5
190	SEG86	-492	219.5
191	SEG87	-516	89.5
192	SEG88	-540	219.5
193	SEG89	-564	89.5
194	SEG90	-588	219.5
195	SEG91	-612	89.5
196	SEG92	-636	219.5
197	SEG93	-660	89.5
198	SEG94	-684	219.5
199	SEG95	-708	89.5
200	SEG96	-732	219.5



	1		
PAD NO.	PIN Name	Х	Υ
201	SEG97	-756	89.5
202	SEG98	-780	219.5
203	SEG99	-804	89.5
204	SEG100	-828	219.5
205	SEG101	-852	89.5
206	SEG102	-876	219.5
207	SEG103	-900	89.5
208	SEG104	-924	219.5
209	SEG105	-948	89.5
210	SEG106	-972	219.5
211	SEG107	-996	89.5
212	SEG108	-1020	219.5
213	SEG109	-1044	89.5
214	SEG110	-1068	219.5
215	SEG111	-1092	89.5
216	SEG112	-1116	219.5
217	SEG113	-1140	89.5
218	SEG114	-1164	219.5
219	SEG115	-1188	89.5
220	SEG116	-1212	219.5
221	SEG117	-1236	89.5
222	SEG118	-1260	219.5
223	SEG119	-1284	89.5
224	SEG120	-1308	219.5
225	SEG121	-1332	89.5
226	SEG122	-1356	219.5
227	SEG123	-1380	89.5
228	SEG124	-1404	219.5
229	SEG125	-1428	89.5
230	SEG126	-1452	219.5
231	SEG127	-1476	89.5
232	SEG128	-1500	219.5
233	SEG129	-1524	89.5
234	SEG130	-1548	219.5
235	SEG131	-1572	89.5
236	COM1	-1616	219.5
237	COM3	-1640	89.5
238	COM5	-1664	219.5
239	COM7	-1688	89.5
240	COM9	-1712	219.5


PAD NO.	PIN Name	X	Y
241	COM11	-1736	89.5
242	COM13	-1760	219.5
243	COM15	-1784	89.5
244	COM17	-1808	219.5
245	COM19	-1832	89.5
246	COM21	-1856	219.5
247	COM23	-1880	89.5
248	COM25	-2009.5	262.5
249	COM27	-2009.5	236.5
250	COM29	-2009.5	210.5
251	COM31	-2009.5	184.5
252	COM33	-2009.5	158.5
253	COM35	-2009.5	132.5
254	COM37	-2009.5	106.5
255	COM39	-2009.5	80.5
256	COM41	-2009.5	54.5
257	COM43	-2009.5	28.5
258	COM45	-2009.5	2.5
259	COM47	-2009.5	-23.5
260	COM49	-2009.5	-49.5
261	COM51	-2009.5	-75.5
262	COM53	-2009.5	-101.5
263	COM55	-2009.5	-127.5
264	COM57	-2009.5	-153.5
265	COM59	-2009.5	-179.5
266	COM61	-2009.5	-205.5
267	COM63	-2009.5	-231.5
268	COMS1	-2009.5	-257.5

Note:

- 1. Unit: um
- This is the default PAD Center Coordinate Table with 1/65 Duty. Other duty output mapping can be found in Section 6 FUNCTION DESCRIPTION.
- 3. Tolerance: +/- 0.05 um.
- 4. The definition of pin name is in full duty (65 duty).
- 5. The definition of output pin in different duty (55 Duty, 49 Duty and 33 Duty) please refers Figure 15~17.



4 BLOCK DIAGRAM





5 HARDWARE PIN DESCRIPTION

5-1 LCD Driver Output Pins

Pin Name	Туре			Description			Pins	
		LCD segment d						
					r Output Voltage			
		Display data	Frame	Normal Display	Inverse Display			
SEG0 to	0	Н	+	VG	VSS		132	
SEG131	O	Н	-	VSS	VG		132	
		L	+	VSS	VG			
		L	-	VG	VSS			
		Display C Power Sa	•	VSS	VSS			
	0		LCD common driver outputs. The internal scanning signal and the frame control the output voltage Common Driver Output Voltage					
		Scan Signal	Frame	Normal Display Inverse Display				
COM0 to		Н	+	XV0			64	
COM63	O	Н	-	\	/0		04	
		L	+	V	′M			
		L	-	V	′M			
		Display C Power Sa		vss				
COMS1,		LCD common d						
COMS2	0	The output sign	The output signals of these two pins are the same.					
(COMS)		When icon featu	ure is not	used, these pins sh	nould be left open.			

5-2 Microprocessor Interface Pins

o 2 mioroprocessor interrace i ms							
Pin Name	Туре	Description					
DOTE		Hardware reset input pin. When RSTB is "L", internal initialization is	4				
KSIB	RSTB I	executed and the internal registers will be initialized.	1				
000		Chip select input pin. Interface access is enabled when CSB is "L".	4				
CSB		When CSB is non-active (CSB="H"), D[7:0] pins are high impedance.	1				
		It determines whether the access is related to data or command.					
A0	ı	A0="H": Indicates that signals on D[7:0] are display data.	1				
		A0="L": Indicates that signals on D[7:0] are command.					



Pin Name	Туре		Description							
		Read/Write execution control pin. When PSB is "H",								
		C86	MPU Type	RWR	Description					
RWR		Н	6800 series	R/W	Read/Write control input pin. R/W="H": read. R/W="L": write.	4				
RVVK	'	L	8080 series	/WR	Write enable input pin. Signals on D[7:0] will be latched at the rising edge of /WR signal.	1				
		RWR is	not used i 1 or VDDH	n 3-line I.	ve address (SA1) in I2C serial interface. and 4-line SPI interface and should fix to "H"					
		Read/W		ion cont	rol pin. When PSB is "H",					
	I	C86	C86 MPU EI		ERD Description					
ERD		Н	Read/Write control input pin. R/W="H": When E is "H", D[7:0] are in output mode. R/W="L": Signals on D[7:0] are latched		R/W="H": When E is "H", D[7:0] are in output mode.	1				
		L	8080 series	/RD	Read enable input pin. When /RD is "L", D[7:0] are in output mode.					
		ERD is used to decide slave address (SA0) in I2C serial interface. ERD is not used in 3-Line and 4-Line SPI interface and should fix to "H" by VDD1 or VDDH.								
	I/O	When using 8-bit parallel interface: (6800 or 8080 mode) 8-bit bi-directional data bus. Connect to the data bus of 8-bit microprocessor. When CSB is non-active (CSB="H"), D[7:0] pins are high impedance.								
D[7:0]	I/O	When CSB is non-active (CSB="H"), D[7:0] pins are high impedance. When using serial interface: 4-line SPI, 3-line SPI or I2C serial interface D[0]=SCL: Serial clock input. D[1]=SDA_IN: Serial data input. D[2:3]=SDA_OUT: Serial data output. D[1:3] must be connected together as SDA. D[4:7]=(1,1,1,1): ID Pin. D[4:7] should fix to "H" or "L" by VDDH or VSSL.								

Note:

1. After VDD1 is turned ON, any MPU interface pins cannot be left floating.



5-3 Configuration Pins

Pin Name	Туре		Description						
VDDH	0	Logic "1" le	Logic "1" level for option pins which should connected to "H".						
VSSL	0	Logic "0" le	vel for optio	n pins whi	ch should	connected to "L".		4	
PSB	I	PSB select	s the interfa	ce type: S	erial or Pa	arallel.		1	
C86	I	C86 selects	s the microp	rocessor t	ype in pa	rallel interface mod	e.	1	
		SI2 selects	the interfac	e type: I20	serial in	terface or not			
		SI2	PSB	C86		Selected Interface	•		
		"L"	"L"	"L"	Serial 3	-Line SPI Interface			
		"L"	"L"	"H"	Serial 4	-Line SPI Interface			
SI2	I	"L"	"H"	"L"	Parallel	8080 Series MPU	Interface	1	
		"L"	"H"	"H"	Parallel 6800 Series MPU Interface				
		"H"	"L"	"X"	I2C Serial Interface				
			Please refer to "APPLICATION NOTES" and "Microprocess Interface" (Section 6) for detailed connection of the selected interface						
		These pins							
		SEL2	SEL1	Du	ty	Bias			
		"L"	"L"	1/6	35	1/9 or 1/7			
		"L"	"H"	1/4	19	1/8 or 1/6			
SEL[2:1]		"H"	"L"	1/3	33	1/6 or 1/5		2	
SEL[2.1]		"H"	"H"	1/5	55	1/8 or 1/6		2	
		Note:	Note:						
		The detaile	. 14~17.						
		The setting	nd						
		"Display Setting Mode"							
		TSEL is hig	h power mo	ode functio	n.				
TSEL	ı		•			0.2V, for general us	e).	1	
TOLL	•	TSEL="H",	On mode (\	/DD2-0.2\	′ ≤ VG < 3	3.8V).		•	
		Note: VG=((Vop/bias)*2)					



5-4 Power System Pins

Pin Name	Туре	Description	Pins
VDD1	Power	Digital power. If VDD1=VDD2, connect to VDD2 externally.	3
VDD2	Power	Analog power. If VDD1=VDD2, connect to VDD1 externally.	4
VDD3	Power	Power for reference voltage circuit.	2
VSS1	Power	Digital ground. Connect to VSS2 externally.	2
VSS2	Power	Analog ground. Connect to VSS1 externally.	3
VSS3	Power	Ground for reference voltage circuit.	1
		V0 is the LCD driving voltage for common circuits at negative frame.	
V00		V0O is the output of V0 regulator.	•
V0O	Power	V0I is the V0 input of common circuits.	2
VOI		Be sure that: $V0 \ge VG > VM > VSS \ge XV0$ (under operation).	3
		V0O, V0I should be connected together in ITO layout.	
		XV0 is the LCD driving voltage for common circuits at positive frame.	
XV0O	Power	XV0O is the output of XV0 regulator.	2
XV0I	Power	XV0I is the XV0 input of common circuits.	3
		XV0O, XV0I should be connected together in ITO layout.	
		VG is the LCD driving voltage for segment circuits.	
		VGO is the output of VG regulator.	
VGO	Dawer	VGI is the VG input of segment circuits.	1
VGI	Power	VGO, VGI should be connected together in ITO layout.	3
		1.6V ≤ VG < VDD2-0.2V, TSEL=L.	
		VDD2-0.2V ≤ VG < 3.8V, TSEL=H.	
\/MO	Dower	VM is the LCD driving voltage for common circuits.	2
VMO	Power	0.8V ≤ VM < VG.	2

5-5 Test Pins

Pin Name	Туре	Description	Pins	
\/DEE	т	Test pin for power system.	4	
VREF 1	•	This pin must be left open (without any kinds of connection).	1	
TEOOM -		Do NOT use. Reserved for testing.	4	
TFCOM	ı	Must be floating.	1	
T4 T0	-	Do NOT use. Reserved for testing.		
T1~T8	ı	Must be floating.	8	
CI	-	Do not use. Reserved for testing.	4	
CL	1	Must be floating.		



5-6 Recommend ITO Resistance

Pin Name	ITO Resistance
T[8:1], TFCOM, CL, VREF, VMO	Floating
VDD1, VDD2, VDD3	< 100Ω
VSS1, VSS2, VSS3	< 70Ω
V0(V0I,V0O), XV0(XVI,XV0O), VG(VGI,VGO)	< 200 Ω
A0, RWR, ERD, CSB, D[7:0]	< 700Ω
PSB, C86, SEL[2:1],SI2,TSEL	< 5ΚΩ
D[0](I2C - SCL),D[3:1](I2C - SDA)	<100Ω
D[0](3-line or 4-line SPI - SCL),D[3:1](3-line or 4-line SPI - SDA)	<300Ω
RSTB *1	2~3ΚΩ

Note:

- 1. To prevent the ESD pulse resetting the internal register, applications should increase the resistance of RSTB signal (add a series resistor or increase ITO resistance). The value is different from modules.
- 2. The option setting to be "H" should connect to VDD1 or VDDH.
- 3. The option setting to be "L" should connect to VSS1 or VSSL.



6 FUNCTION DESCRIPTION

6-1 Microprocessor Interface

6-1-1 Chip Select Input

CSB pin is used for chip selection. When CSB is "L", the microprocessor interface is enabled and ST7567A can interface with an MPU. When CSB is "H", the inputs of A0, ERD and RWR with any combination will be ignored and D[7:0] are high impedance. In the serial interface (3-Line, 4-Line SPI and I2C), the internal shift register and serial counter are reset when CSB is "H".

6-1-2 Interface Selection

The interface selection is controlled by C86, PSB and SI2 pins. The selection for parallel or serial interface is shown in Table 1.

PSB ERD SI2 **C86 CSB RWR MPU Interface** A₀ D[7:0] "L" "" "L" Refer to serial 3-Line SPI interface "L" "L" "H" interface. 4-Line SPI interface 8080-series parallel "L" "H" "L" **CSB** /RD /WR Α0 interface D[7:0] 6800-series parallel "L" "H" "H" Ε R/W interface Refer to serial "L" "X" "H" I2C serial interface SA₀ SA1 interface.

Table 1. Parallel/Serial Interface Mode

6-1-3 Parallel Interface

When PSB= "H", the 8-bit bi-directional parallel interface is enabled and the type of MPU is selected by "C86" pin as shown in Table 2. The data transfer type is determined by signals on A0, ERD and RWR as shown in Table 3.

Table 2. Microprocessor Selection for Parallel Interface

PSB	C86	CSB	A0	ERD	RWR	D[7:0]	MPU Interface
"H"	"L"	CSB	۸٥	/RD	/WR	D[7.0]	8080-series parallel interface
"H"	"H"	COD	A0	Е	R/W	D[7:0]	6800-series parallel interface

Table 3. Parallel Data Transfer Type

Commo	Common Pins		Series	8080-	Series	Description		
CSB	A0	E (ERD)	R/W (RWR)	/RD (ERD)	/WR (RWR)	Description		
	"H"	"H"	"H"	"L"	"H"	Display data read out		
	"H"	"H"	"L"	"H"	"L"	Display data write		
"L"	"L"	"H"	"H"	"L"	"H"	Internal status read		
	"L"	"H"	"L"	"H"	"L"	Writes to internal register (instruction)		

Ver 1.2b 18/77 2017/05/24

[⇒] The un-used pins are marked as "---" and should be fixed to "H" by VDD1 or VDDH.



6-1-4 Setting	Serial Interface
---------------	------------------

Serial Mode	SI2	PSB	C86	CSB	Α0	ERD	RWR	D[7:0]
3-Line SPI interface	"L"	"L"	"L"	CSB				ID3,ID2,ID1,ID0,SDA,SDA,SDA,SCL
4-Line SPI interface	"L"	"L"	"H"	CSB	A0			ID3,ID2,ID1,ID0,SDA,SDA,SDA,SCL
I2C serial interface	"H"	"L"	"X"			SA0	SA1	ID3,ID2,ID1,ID0,SDA,SDA,SDA,SCL


^{*} The un-used pins are marked as "---" and should be fixed to "H" by VDD1 or VDDH.

Note:

- 1. The option setting to be "H" should connect to VDD1 or VDDH.
- 2. The option setting to be "L" should connect to VSS1 or VSSL.

6-2 4-line SPI interface (SI2="L", PSB="L" and C86="H")

When ST7567A is active (CSB="L"), serial data (SDA) and serial clock (SCL) inputs are enabled. When ST7567A is not active (CSB="H"), the internal 8-bit shift register and 3-bit counter are reset. Serial data on SDA is latched at the rising edge of serial clock on SCL. After the 8th serial clock, the serial data will be processed to be 8-bit parallel data. The address selection pin (A0), which is latched at the 8th clock, indicates the 8-bit parallel data is display data or instruction. The 8-bit parallel data will be display data when A0 is "H" and will be instruction when A0 is "L". The DDRAM column address pointer will be increased by one automatically after each byte of DDRAM access. Please note that the SCL signal quality is very important and external noise maybe causes unexpected data/instruction latch.



Note:

Some MPU will set the interface to be Hi-Z (high impedance) mode when power saving mode or after hardware reset. This is not allowed when the VDD1of ST7567A is turned ON. Because the floating input (especially for those control pins such as CSB, RSTB, RWR or ERD...) maybe cause abnormal latch and cause abnormal display.

Ver 1.2b 19/77 2017/05/24

^{*} C86 is marked as "X" and can be fixed to "H" or "L".




6-3 3-line SPI interface (SI2="L", PSB="L" and C86="L")

The 3-Line SPI (9-bit) uses 3 pins (CSB, SDA & SCL) to communicate with MPU. When CSB is "L", IC is active and the SDA and SCL pins are enabled. Serial data is latched at the rising edge of serial clock. The internal shift register collects serial bits and reformat them into 8-bit data after the last (9th) clock. After CSB returns to "H", IC is inactive and the internal shift register and counter are reset. The parameter/command indicator is the "A0" bit at the 1st bit of each 9-bit serial data.


Write Parameter by 3-Line SPI (A0=1)

When A0 is "1", the transferred 8-bit is parameter.



Write Instruction by 3-Line SPI (A0=0)

When A0 is "0", the transferred 8-bit is instruction.



Ver 1.2b 20/77 2017/05/24




6-4 I2C serial interface (SI2="H, "PSB="L" and C86="X")

The I2C Interface is for bi-directional, two-line communication between different ICs or modules. The two lines are a Serial Data line (SDA) and a Serial Clock line (SCL). Both lines must be connected with a pull-up resistor which drives SDA and SCL to high when the bus is not busy. Data transfer can be initiated only when the bus is not busy.


6-4-1 Bit Transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse because changes of SDA line at this time will be interpreted as START or STOP. Bit transfer is illustrated in Fig 5.



6-4-2 Start and Stop Conditions

Both SDA and SCL lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of SDA, while SCL is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of SDA while SCL is HIGH is defined as the STOP condition (P). The START and STOP conditions are illustrated in Fig 6.




Ver 1.2b 21/77 2017/05/24



6-4-3 System Configuration


The system configuration is illustrated in Fig. 7 and some word-definitions are explained below:

- Transmitter: the device which sends the data to the bus.
- Receiver: the device which receives the data from the bus.
- Master: the device which initiates a transfer generates clock signals and terminates a transfer.
- Slave: the device which is addressed by a master.
- Multi-Master: more than one master can attempt to control the bus at the same time without corrupting the message.
- Arbitration: the procedure to ensure that, if more than one master tries to control the bus simultaneously, only one is allowed to do so and the message is not corrupted.
- Synchronization: procedure to synchronize the clock signals of two or more devices.



6-4-4 Acknowledgement

Each byte of eight bits is followed by an acknowledge-bit. The acknowledge-bit is a HIGH signal put on SDA by the transmitter during the time when the master generates an extra acknowledge-related clock pulse. A slave receiver which is addressed must generate an acknowledge-bit after the reception of each byte. The device that acknowledges must pull-down the SDA line during the acknowledge-clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse (set-up and hold times must be taken into consideration). Acknowledgement on the I2C Interface is illustrated in Fig 8.



Ver 1.2b 22/77 2017/05/24



6-4-5 I2C Interface Protocol

ST7567A supports command/data write to addressed slaves on the bus.

Before any data is transmitted on the I2C Interface, the device, which should respond, is addressed first. Four 7-bit slave addresses (01111**00**, 01111**10** and 01111**11**) are reserved for ST7567A. The least significant 2 bits of the slave address is set by connecting SA0 and SA1 to either logic 0 (VSSL) or logic 1 (VDDH). The I2C Interface protocol is illustrated in Fig 9.


The sequence is initiated with a START condition (S) from the I2C Interface master, which is followed by the slave address. All slaves with the corresponding address acknowledge in parallel, all the others will ignore the I2C Interface transfer. After acknowledgement, one or more command words are followed and define the status of the addressed slaves. A command word consists of a control byte, which defines Co and A0, and a data byte.

The last control byte is tagged with a cleared most significant bit (i.e. the continuation bit Co). After a control byte with a cleared Co bit, only data byte(s) will follow. The state of the A0 bit defines whether the following data bytes are interpreted as commands or as RAM data. All addressed slaves on the bus also acknowledge the control and data bytes. After the last control byte either a series of display data bytes or command data bytes may follow (depending on the A0 bit setting).

If the A0 bit of the last control byte is set to logic 1, these data bytes (display data bytes) will be stored in the display RAM at the address specified by the internal data pointer. The data pointer is automatically updated and the data is directed to the intended ST7567A device.

If the A0 bit of the last control byte is set to logic 0, these data bytes (command data byte) will be decoded and the setting of ST7567A will be changed according to the received commands.


Only the addressed slave makes the acknowledgement after each byte. At the end of the transmission the bus master issues a STOP condition (P). If no acknowledge is generated by the master after a byte, the driver stops transferring data to the master.






6-5 Data Transfer

ST7567A uses bus latch and internal data bus for parallel interface data transfer. When writing data from MPU to the DDRAM, data is automatically transferred from the bus latch to the DDRAM as shown in Fig.10. When reading data from the on-chip DDRAM to MPU, the first read cycle reads the content in bus latch (dummy read) and the data that MPU should read will be output at the next read cycle as shown in Fig. 11. That means: after setting the target address, a dummy read cycle is required before the following read-operation. Therefore, the data of the specified address cannot be read at the first read of display data right after setting the address, but can be read at the second read of display data.






Note: Dummy bit description (Read RAM Mode)


8080 interface: 8-bit 6800 interface: 8-bit 3-Line interface: 1-bit 4-Line interface: 1-bit I2C interface: 8-bit



7 DISPLAY DATA RAM (DDRAM)

ST7567A is built-in a RAM with 132X65 bit capacity which stores the display data. The display data RAM (DDRAM) store the dot data of the LCD. It is an addressable array with 132 columns by 65 rows (8-page with 8-bit and 1-page with 1-bit). The X-address is directly related to the column output number. Each pixel can be selected when the page and column addresses are specified (please refer to Fig.12 detailed illustration). The rows are divided into: 8 pages (Page-0 ~ Page-7) each with 8 lines (for COM0~63) and Page-8 with only 1 line (COMS, for icon). The display data (D7~D0) corresponds to the LCD common-line direction and D0 is on top. All pages can be accessed through D[7:0] directly except icon page. Icon RAM uses only 1-bit of data bus (D0). Refer to Fig. 13 for detailed illustration. The microprocessor can write to and read from DDRAM by the I/O buffer. Since the LCD controller operates independently, data can be written into DDRAM at the same time as data is being displayed without causing the LCD flicker or data-conflict.





Ver 1.2b 25/77 2017/05/24



7-1 Addressing

Data is downloaded into the Display Data RAM matrix in ST7567A as byte-format. The Display Data RAM has a matrix of 132 by 65 bits. The address ranges are: X=0~131 (column address), Y=0~8 (page address). Addresses outside these ranges are not allowed.

7-2 Page Address Circuit

This circuit provides the page address of DDRAM. It incorporates 4-bit Page Address Register which can be modified by the "Page Address Set" instruction only. The Page Address must be set before accessing DDRAM content. Page Address "8" is a special RAM area for the icons with only one valid bit: D0.

7-3 Column Address Circuit

The column address of DDRAM is specified by the Column Address Set command. Column Address Circuit has 8-bit preset counter that provides Column Address to the Display Data RAM (DDRAM). This allows MPU accessing DDRAM content continuously. The column address is automatically incremented from the start up to the end column. During auto-increment, the column address returns to the start address as the end column (counter value) is reached.

Furthermore, Register MX and MY makes it possible to invert the relationship between the DDRAM and the outputs (COM/SEG). It is necessary to rewrite the display data into DDRAM after changing MX setting.

Ver 1.2b 26/77 2017/05/24



The relation between DDRAM and outputs with different MX or MY setting is shown below.




Figure 14 DDRAM and Output Map (COM/SEG) 1/65 Duty






Figure 15 DDRAM and Output Map (COM/SEG) 1/55 Duty






Figure 16 DDRAM and Output Map (COM/SEG) 1/49 Duty






Figure 17 DDRAM and Output Map (COM/SEG) 1/33 Duty






Figure 18 DDRAM and Output Map (COM/SEG) 1/17 Duty






Figure 19 DDRAM and Output Map (COM/SEG) 1/9 Duty



7-4 Line Address Circuit

The Line Address Circuit incorporates a counter and a Line Address register which is changed only by the "Display Start Line Set" instruction. This circuit assigns DDRAM a Line Address corresponding to the first display line (COM0). Therefore, by setting Line Address repeatedly, ST7567A can realize the screen scrolling without changing the contents of DDRAM as shown in Fig. 18. The last common is always the COMS (common output for the icons). That means the icons will never scroll with the general display data.




Figure 20 Start Line Function



7-5 Display Data Latch Circuit

The display data latch circuit latches temporarily display data of each segment output which will be output at the next clock. The special functions such as reverse display, display OFF and display all points ON only change the data in the latch and the content in the Display Data RAM is not changed.

7-6 Oscillation Circuit


The built-in oscillation circuit generates the system clock for the liquid crystal driving circuit. The oscillation circuit is enabled after initializing ST7567A. The clock will not be output to reduce the power consumption.

7-7 Liquid Crystal Driver Power Circuit

The built-in power circuits generate the voltage levels which are necessary to drive the liquid crystal. It consumes low power with the fewest external components. The built-in power system has voltage booster, voltage regulator and voltage follower circuits. Before power ST7567A OFF, a Power OFF procedure is needed (please refer to the OPERATION FLOW section).

7-8 External Components of Power Circuit

Normal Mode



Components selection notes:

- If the panel size is larger than 2" or heavy loading, the capacitor C1 and C2 must be added.
- If the icon is used, the capacitor C1 and C2 must be added.
- If the module is abnormal power down or do not follow the power off sequence, the resistor R1 can be added according to the display performance on LCD panel.
- The referential external component value:

C1=0.1uF~1.0uF (Non-Polar/25V, default N.C.)

C2=0.1uF~1.0uF (Non-Polar/6V, default N.C.)

R1=500K Ω ~1M Ω (default N.C.)


Higher capacitor values are recommended for ripple reduction.

In order to avoid the characteristic differences of the LCD panel. The capacitor values should be verified
according to the display performance on LCD panel.

Ver 1.2b 34/77 2017/05/24



High Power Mode



Components selection notes:

- If High Power Mode is enabled, the capacitor C2 must be added.
- If the panel size is larger than 2" or heavy loading, the capacitor C1 and C2 must be added.
- If the icon is used, the capacitor C1 and C2 must be added.
- If the module is abnormal power down or do not follow the power off sequence, the resistor R1 can be added according to the display performance on LCD panel.
- The referential external component value:

C1=0.1uF~1.0uF (Non-Polar/25V, default N.C.)

C2=0.1uF~1.0uF (Non-Polar/6V, default N.C.)

R1=500K Ω ~1M Ω (default N.C.)

Higher capacitor values are recommended for ripple reduction.

 In order to avoid the characteristic differences of the LCD panel. The capacitor values should be verified according to the display performance on LCD panel.

Regulator Circuit

The built-in high accuracy regulation circuit has 8 regulation ratios and each one has 64 EV-levels for voltage adjustment. Without additional external component, the output voltage can be changed by instructions such as "Regulation Ratio" and "Set EV". The detailed setting method can be found in the INSTRUCTION DESCRIPTION section.



8 RESET CIRCUIT

Setting RSTB to "L" can initialize internal function. While RSTB is "L", no instruction except read status can be accepted. RSTB pin must connect to the reset pin of MPU and initialization by RSTB pin is essential before operating. Please note the hardware reset is not same as the software reset. When RSTB becomes "L", the hardware reset procedure will start. When RESET instruction is executed, the software reset procedure will start. The procedure is listed below:

Procedure	Hardware	Software
Flocedule	Reset	Reset
Display OFF: D=0, all SEGs/COMs output at VSS	V	X
Normal Display: INV=0, AP=0	V	X
SEG Normal Direction: MX=0	V	X
Clear Serial Counter and Shift Register (if using Serial Interface)	V	Х
Bias Selection: BS=0	V	X
Booster Level BL=0	V	X
Exit Power Saving Mode	V	Х
Power Control OFF: VB=0, VR=0, VF=0	V	Х
N-Line Inversion NL[4:0] = (0, 1, 1, 0, 0)	V	X
Extension Command Set: Mode=0	V	Х
Display Setting Mode: DSM=0	V	X
Duty: DT[3:0]=(0,0,0,0)	V	X
Set Bias: BA[2:0]=(0,0,0)	V	X
Frame Rate: FR[2:0]=(0,0,0)	V	X
Exit Read-modify-Write mode	V	V
Start Line S[5:0]=0	V	V
Column Address X[7:0]=0	V	V
Page Address Y[3:0]=0	V	V
COM Normal Direction: MY=0	V	V
V0 Regulation Ratio RR[2:0]=(1,0,0)	V	V
EV[5:0]=(1,0,0,0,0,0)	V	V

After power-on, RAM data are undefined and the display status is "Display OFF". It's better to initialize whole DDRAM (ex: fill all 00h or write the display pattern) before turning the Display ON. Besides, the power is not stable at the time that the power is just turned ON. A hardware reset is needed to initialize those internal registers after the power is stable.



9 INSTRUCTION

9-1 INSTRUCTION TABLE

INCTRUCTION	4.0	R/W							DECORIDEION			
INSTRUCTION	Α0	(RWR)	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION	
(1) Display ON/OFF	0	0	1	0	1	0	1	1	1	D	D=1, display ON D=0, display OFF	
(2) Set Start Line	0	0	0	1	S5	S4	S3	S2	S1	S0	Set display start line	
(3) Set Page Address	0	0	1	0	1	1	Y3	Y2	Y1	Y0	Set page address	
(4)Set Column Address	0	0	0	0	0	1	X7	X6	X5	X4	Set column address (MSB)	
(4)Set Column Address	0	0	0	0	0	0	Х3	X2	X1	X0	Set column address (LSB)	
(5) Read Status	0	1	0	MX	D	RST	0	0	0	0	Read IC Status	
(6) Write Data	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write display data to RAM	
(7) Read Data	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read display data from RAM	
(8) SEG Direction	0	0	1	0	1	0	0	0	0	MX	Set scan direction of SEG MX=1, reverse direction MX=0, normal direction	
(9) Inverse Display	0	0	1	0	1	0	0	1	1	INV	INV =1, inverse display INV =0, normal display	
(10) All Pixel ON	0	0	1	0	1	0	0	1	0	AP	AP=1, set all pixel ON AP=0, normal display	
(11) Bias Select	0	0	1	0	1	0	0	0	1	BS	Select bias setting 0=1/9; 1=1/7 (at 1/65 duty)	
(12) Read-modify-Write	0	0	1	1	1	0	0	0	0	0	Column address increment: Read:+0 , Write:+1	
(13) END	0	0	1	1	1	0	1	1	1	0	Exit Read-modify-Write mode	
(14) RESET	0	0	1	1	1	0	0	0	1	0	Software reset	
(15) COM Direction	0	0	1	1	0	0	MY	-	-	-	Set output direction of COM MY=1, reverse direction MY=0, normal direction	
(16) Power Control	0	0	0	0	1	0	1	VB	VR	VF	Control built-in power circuit ON/OFF	
(17) Regulation Ratio	0	0	0	0	1	0	0	RR2	RR1	RR0	Select regulation resistor ratio	
(10) Cot E\/	0	0	1	0	0	0	0	0	0	1	Double command!! Set	
(18) Set EV	0	0	0	0	EV5	EV4	EV3	EV2	EV1	EV0	electronic volume (EV) level	
	0	0	1	1	1	1	1	0	0	0	Double command!!	
(19) Set Booster	0	0	0	0	0	0	0	0	0	BL	Set booster level: BL=0: 4X BL=1: 5X	
(20) Power Save	0	0			Cor	mpound	Comm	and			Display OFF + All Pixel ON	
(21) NOP	0	0	1	1	1	0	0	0	1	1	No operation	
(22) Set N-Line	0	0	1	0	0	0	0	1	0	1	Set N-Line inversion	
(22) Set IN-Line	0	0	0	0	0	NL4	NL3	NL2	NL1	NL0	Set IV-Line inversion	
(23) Release N-Line	0	0	1	0	0	0	0	1	0	0	Exit N-Line inversion	
(24) SPI Read Status	0	1	1	1	1	1	1	1	0	0	—ISPI read status command	
(2 i) oi i itoau oiaius	0	1	0	MX	D	RST	ID3	ID2	ID1	ID0	or rroad status communic	
(25) SPI Read DDRAM	0	1	1	1	1	1	1	1	0	1	SPI read DDRAM command	
(_5) 5	1	1	D7	D6	D5	D4	D3	D2	D1	D0	5 Toda BBT d Wil Command	



INCTRUCTION	4.0	R/W			С	OMMA	ND BYT	Έ			DECODIDETION	
INSTRUCTION	A0	(RWR)	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION	
				EX.	TENSIC	N COM	IMAND	SET				
Extension Command Set	0	0	1	1	1	1	1	1	1	Mode	Mode=1: Enter extension command table Mode=0: Exit extension command table	
(1) High Power Mode ON	0	0	0	1	1	0	1	0	1	1	Enter high power mode	
(2) High Power Mode OFF	0	0	0	1	1	0	0	1	0	0	Exit high power mode	
	0	0	0	1	1	1	-	-	DSM	0	Complex command	
(2) Diamles Cetting	0	0	1	1	0	1	DT3	DT2	DT1	DT0	DSM=1: Enter display setting	
(3) Display Setting Mode	0	0	1	0	0	1	0	BA2	BA1	BA0	DSM=0: Exit display setting When DSM=1, Set	
	0	0	1	0	0	1	1	FR2	FR1	FR0	duty(DT[3:0]), bias(BA[2:0]), frame rate(FR[2:0])	

Note: 1. Symbol "-" means this bit can be "H" or "L".

^{2.} Do not use instructions not listed in these tables.



9-2 INSTRUCTION DESCRIPTION

9-2-1 Display ON/OFF

The D flag selects the display mode.

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	1	1	1	D

D=1: Normal Display Mode.

D=0: Display OFF. All SEGs/COMs output with VSS.

9-2-2 Set Start Line

This instruction sets the line address of the Display Data RAM to determine the initial display line. The display data of the specified line address is displayed at the top row (COM0) of the LCD panel.

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	S5	S4	S3	S2	S1	S0

S5	S4	S3	S2	S1	S0	Line address
0	0	0	0	0	0	0
0	0	0	0	0	1	1
0	0	0	0	1	0	2
0	0	0	0	1	1	3
:	:	• •	• •	•	• •	• •
1	1	1	1	0	1	61
1	1	1	1	1	0	62
1	1	1	1	1	1	63

9-2-3 Set Page Address

Y [3:0] defines the Y address vector address of the display RAM.

<u>1 [0.0] acii</u>	nes inc i ac	adicoo veete	n addices c	n tine dispid	y 1 (7 (1V).				
A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	1	Y3	Y2	Y1	Y0

Y3	Y2	Y1	Y0	Page Address	Valid Bit
0	0	0	0	Page0	D0~ D7
0	0	0	1	Page1	D0~ D7
0	0	1	0	Page2	D0~ D7
:	• •	• •	:	•	•
0	1	1	0	Page6	D0~ D7
0	1	1	1	Page7	D0~ D7
1	0	0	0	Page8 (icon page)	D0



9-2-4 Set Column Address

This instruction is used to define area of DDRAM where MCU can access. The column address is automatically increased by one after each byte of display data access (read/write). The X[7:0] setting that must be less than or equal to "83h". If X[7:0] setting is great than 83h, out of DDRAM range will be ignored.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	X7	X6	X5	X4

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	Х3	X2	X1	X0

X7	Х6	X5	X4	Х3	X2	X1	X0	Column Address
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
0	0	0	0	0	0	1	0	2
0	0	0	0	0	0	1	1	3
:	• • •	• •	• •	:	• •	• • •	• • •	:
1	0	0	0	0	0	0	1	129
1	0	0	0	0	0	1	0	120
1	0	0	0	0	0	1	1	131

9-2-5 Read Status

Read the internal status of ST7567A. The read function is not available in serial interface mode.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	MX	D	RST	0	0	0	0

Flag	Description
MX	MX=0: Normal direction (SEG0->SEG131)
IVIA	MX=1: Reverse direction (SEG131->SEG0)
_	D=0: Display ON
D	D=1: Display OFF
DOT	RST=1: During reset (hardware or software reset)
RST	RST=0: Normal operation

9-2-6 Write Data

8-bit data of Display Data from the microprocessor can be written to the RAM location specified by the column address and page address. The column address is increased by 1 automatically so that the microprocessor can continuously write data to the addressed page. During auto-increment, the column address wraps to 0 after the last column is written.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
1	0				Write	Data			

9-2-7 Read Data

8-bit data of Display Data from the RAM location specified by the column address and page address can be read to the microprocessor.

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
1	1				Read	Data			



9-2-8 SEG Direction

	A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
ſ	0	0	1	0	1	0	0	0	0	MX

Flag	Description
MV	MX=0: Normal direction (SEG0->SEG131)
MX	MX=1: Reverse direction (SEG131->SEG0)

9-2-9 Inverse Display

This instruction changes the selected and non-selected voltage of SEG. The display will be inversed (White -> Black, Black -> White) while the display data in the Display Data RAM is never changed.

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	0	1	1	INV

Flag	Description
INIV	INV=0: Normal display
INV	INV =1: Inverse display

9-2-10 All Pixel ON

This instruction will let all segments output the selected voltage and make all pixels turned ON.

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	0	1	0	AP

Flag	Description
AP	AP =0: Normal display
AP	AP =1: All pixels ON

9-2-11 Bias Select

Select LCD bias ratio of the voltage required for driving the LCD.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	0	0	1	BS

Duty	Bias							
Duty	BS=0	BS=1						
1/65	1/9	1/7						
1/49	1/8	1/6						
1/33	1/6	1/5						
1/55	1/8	1/6						

Reference LCD Bias Voltage (1/65 Duty with 1/9 Bias)

 Symbol
 Bias Voltage

 V0
 V0

 VG
 2/9 x V0

 VM
 1/9 x V0

 VSS
 VSS




9-2-12 Read-modify-Write

This command is used paired with the "END" instruction. Once this command has been input, the display data read operation will not change the column address, but only the display data write operation will increase the column address (X[7:0]+1). This mode is maintained until the END command is input. This function makes it possible to reduce the load on the MPU when there are repeating data changes in a specified display region, such as a blanking cursor.

	Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
Ī	0	0	1	1	1	0	0	0	0	0


⇒ In Read-modify-Write mode, other instructions aside from display data read/write commands can also be used.



9-2-13 END

When the END command is input, the Read-modify-Write mode is released and the column address returns to the address it was when the Read-modify-Write instruction was entered.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	1	0	1	1	1	0



9-2-14 RESET

This instruction resets Start Line (S[5:0]), Column Address (X[7:0]), Page Address (Y[3:0]) and COM Direction (MY) to their default setting. Please note this instruction is not complete same as hardware reset (RSTB=L) and cannot initialize the built-in power circuit which is initialized by the RSTB pin. The detailed information is in "Section 8 Reset Circuit".

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	1	0	0	0	1	0

Ver 1.2b 42/77 2017/05/24



9-2-15 COM Direction

This instruction controls the common output status which changes the vertical display direction. The detailed information can be found in Fig 14~17.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	0	0	MY	-	-	-

Flag	Description							
MAN	MY=0: Normal direction (COM0->COM63)							
MY	MY=1: Reverse direction (COM63->COM0)							

9-2-16 Power Control

This instruction controls the built-in power circuits. Typically, these 3 flags are turned ON at the same time.

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	0	1	VB	VR	VF

Flag	Description
VB	VB=0: Built-in Booster OFF
VD	VB=1: Built-in Booster ON
VD	VR=0: Built-in Regulator OFF
VR	VR=1: Built-in Regulator ON
\/⊏	VF=0: Built-in Follower OFF
VF	VF=1: Built-in Follower ON

9-2-17 Regulation Ratio

This instruction controls the regulation ratio of the built-in regulator.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	0	0	RR2	RR1	RR0

RR2	RR1	RR0	Regulation Ratio (RR)
0	0	0	3.0
0	0	1	3.5
0	1	0	4.0
0	1	1	4.5
1	0	0	5.0
1	0	1	5.5
1	1	0	6.0
1	1	1	6.5

The operation voltage (V0) calculation formula is shown below: (RR comes from Regulation Ratio, EV comes from EV[5:0]) V0 = RR X [1 - (63 - EV) / 162] X 2.1, or V0 = RR X [(99 + EV) / 162] X 2.1

SYMBOL	REGISTER	VALUE
RR	RR[2:0]	3.0, 3.5, 4.0, 4.5, 5.0, 5.5, 6.0 and 6.5
EV	EV[5:0]	0~63


Ver 1.2b 43/77 2017/05/24




9-2-18 Set EV

This is double byte instruction. The first byte set ST7567A into EV adjust mode and the following instruction will change the EV setting. That means these 2 bytes must be used together. They control the electronic volume to adjust a suitable V0 voltage for the LCD.

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	0	0	0	0	0	1
0	0	0	0	EV5	EV4	EV3	EV2	EV1	EV0



The maximum voltage that can be generated is dependent on the VDD2 voltage and the loading of LCD module. There are 8 V0 voltage curve can be selected. It is recommended the EV should be close to the center (1FH) for easy contrast adjustment.






9-2-19 Power Save (Compound Instruction)

This is compound instruction. The 1st instruction is Display OFF (D=0) and the 2nd instruction is All Pixel ON (AP=1). The Power Save mode starts the following procedure: (the display data and register settings are still kept except D-Flag and AP-Flag)

- 1. Stops internal oscillation circuit;
- 2. Stops the built-in power circuits;
- 3. Stops the LCD driving circuits and keeps the common and segment outputs at VSS.




After exiting Power Save mode, the settings will return to be as they were before.

9-2-20 Set Booster

This is double byte instruction. The first byte set ST7567A into booster configuration mode and the following instruction will change the booster setting. That means these 2 bytes must be used together. They control the built-in booster circuit to provide the power source of the built-in regulator. ST7567A booster is built-in booster capacitors. Booster level can be changed with instruction only without changing hardware connection.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	1	1	1	0	0	0
0	0	0	0	0	0	0	0	0	BL

BL	Boost Level
0	X4
1	X5



9-2-21 NOP

"No Operation" instruction. ST7567A will do nothing when receiving this instruction.

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	1	0	0	0	1	1

Ver 1.2b 45/77 2017/05/24



9-2-22 Set N-Line

This 2-byte instruction sets the inverted line number within range of 1 to 32 to improve the display quality by controlling the phase of the internal frame signal. The DC bias maybe occurred if the N-line is not set well. Be sure to confirm this factor after choosing a value of N.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	0	0	0	1	0	1
0	0	0	0	0	NL4	NL3	NL2	NL1	NL0

NL4	NL3	NL2	NL1	NL0	Selected N-Line Inversion
0	0	0	0	0	1-line inversion
0	0	0	0	1	2-line inversion
0	0	0	1	0	3-line inversion
:	:	:	:	:	:
1	1	1	0	1	30-line inversion
1	1	1	1	0	31-line inversion
1	1	1	1	1	32-line inversion

9-2-23 Release N-Line

This instruction makes the inversion mode back to the frame inversion from the N-Line inversion.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	0	0	0	1	0	0

9-2-24 SPI Read Status

Indicate the status of read by 3-Line and 4-Line SPI

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	1	1	1	1	1	0	0
0	1	0	MX	D	RST	ID3	ID2	ID1	ID0

9-2-25 SPI Read DDRAM

8-bit data of Display Data from the RAM location specified by the column address and page address can be read to the microprocessor.

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	1	1	1	1	1	0	1
1	1	D7	D6	D5	D4	D3	D2	D1	D0



9-2-26 Extension Command Set

This instruction enables the extension command set.


A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	1	1	1	1	1	Mode

Flag	Description
Mada	Mode=0: Exit extension command set
Mode	Mode=1: Enter extension command set

9-2-27 High Power Mode ON

This instruction makes the High Power Mode turn on. This feature should be turned on when the VG exceed VDD.


A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	1	0	1	0	1	1



9-2-28 High Power Mode OFF

This instruction makes the High Power Mode turn off.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	1	0	0	1	0	0





9-2-29 Display Setting Mode

This instruction enables Display Setting Mode. The duty, bias, and frame rate must be initialized by command when display setting mode is enabled.

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	1	1	-	-	DSM	0
0	0	1	1	0	1	DT3	DT2	DT1	DT0
0	0	1	0	0	1	0	BA2	BA1	BA0
0	0	1	0	0	1	1	FR2	FR1	FR0

Flag	Description
DCM	DSM=0: Exit display setting mode
DSM	DSM=1: Enter display setting mode

DT[3:0] sets the display duty and has priority over the SEL[2:1].

DT3	DT2	DT1	DT0	Selected Duty Ratio
0	1	0	0	65 (1/64+1 icon)
0	1	1	1	55 (1/54+1 icon)
0	1	0	1	49 (1/48+1 icon)
0	1	1	0	33 (1/32+1 icon)
1	1	1	0	17 (1/16+1 icon)
1	0	1	0	9 (1/8+1 icon)

BA[2:0] selects LCD bias ratio for the internal voltage follower to drive the LCD. This command has priority over the Bias Select (BS).


		- /	
BA2	BA1	BA0	Bias
0	0	0	1/9
1	0	0	1/8
0	0	1	1/7
1	0	1	1/6
0	1	1	1/5
1	1	0	1/4

FR[2:0] specifies the frame rate for different duty.

FR2 FR1		ED4 ED0	Frame Rate(Hz)				
FR2	FNZ FNI FN	FR0	9 duty ~ 17 duty	33 duty ~ 65 duty			
0	0	0	70	75			
0	0	1	105	110			
0	1	0	140	150			
0	1	1	175	190			
1	0	0	195	220			
1	0	1	230	250			
1	1	0	275	300			

Ver 1.2b 48/77 2017/05/24









10. OPERATION FLOW

This section introduces some reference operation flows.

10-1Power ON Sequence



Power ON Operation Flow



Note: The detailed description can be found in the respective sections listed below.

- 1. Please refer to the timing specification of t_{RW} and t_R.
- 2. Refer to Section 8 Reset Circuit.
- 3. The 5ms requirement depends on the characteristics of LCD panel and the external component of the power circuit. It is recommended to check with the real products with external component.
- 4. The detailed instruction functionality is described in Section 9-2 INSTRUCTION INTRODUCTION;
- 5. Power stable is defined as the time that the later power (VDDI or VDDA) reaches 90% of its rated voltage.




Timing Requirement:

Item	Symbol	Requirement	Note
VDDA power delay	ton-v2	0 ≤ t _{ON-V2}	 Applying VDDI and VDDA in any order will not damage IC.
RSTB input time	t _{ON-RST}	No Limitation	 If RSTB is Low, High or unstable during power ON, a successful hardware reset by RSTB is required after VDDI is stable. RSTB=L can be input at any time after power is stable. t_{RW} & t_R should match the timing specification of RSTB. To prevent abnormal display, the recommended timing is: 1ms ≤ t_{ON-RST} ≤ 30 ms.

• The requirement listed here is to prevent abnormal display on LCD module.



10-2 Display Data




```
Reference C Code
 Extern unsigned char picture[8][132]; Void WriteDisplayData(void)
                                                                                    //Picture must be set
   int page=0, column=0; int pageAddr=0xB0;
                                                                                    //Picture data
                                                                                   //Set page=page0
    WriteCommand(0x40);
                                                                                  //Set start line address=0x00
                                                                                   //Send picture data
    for(page=0; page<9; page++)
                                                                                //Self d picture data
//From page 0 to page 8
//Set Page
//Set MSB Column address
//Set LSB Column address
       WriteCommand(pageAddr);
WriteCommand(0x10);
WriteCommand(0x00);
for( column=0; column<132; column++)
                                                                                //Send picture data
//From column 0 to column 132
              WriteData(picture[page][column]);
                                                                                   //Write picture data
                                                                                  //Set page= next page
            pageAddr++;
}
     WriteCommand(0xAF);
                                                                                  //Display ON(0xAF)
```

Notes: Reference items

- 1. The detailed instruction functionality is described in Section
- 2. It is recommended to write display data (initialize DDRAM) before Display ON.

10-3 Refresh

It is recommended to use the refresh sequence regularly in a specified interval.




Use Reset	command or NOP command
WriteCommand(0xE2): or WriteCommand(0xE3):	//SoftwareReset
WriteCommand(0xA2); WriteCommand(0xA0); WriteCommand(0xC0); WriteCommand(0x24); WriteCommand(0x81); WriteCommand(0x20);	//Select 1/9Bias //Select SEG Normal Direction //Select COM Normal Direction //Select Regulation Ratio=5.0 //Set EV Command //Set EV=32
WriteCommand(0x2C); WriteCommand(0x2E); WriteCommand(0x2F); WriteDisplayData();	//Booster ON //Regulator ON //Follower ON //WriteDisplayData




10-4 Power-Save Flow and Sequence

Entering the Power Save Mode:



Reference C Code WriteCommand (0xAE); //Display OFF WriteCommand (0xA5); //All Pixel ON

Exiting the Power Save Mode:




Reference C Code WriteCommand(0xA4); //Cancel All Pixel ON WriteCommand(0xAF); //Display ON



INTERNAL SEQUENCE of EXIT POWER SAVE MODE

After receiving power save instruction, the internal circuits (Power) will starts the following procedure.



Note:


- 1. The power stable time is determined by LCD panel loading.
- 2. The power stable time in this figure is base on: LCD Panel Size = 1.4" without capacitor (VDD=2.7V, Vop=9V).

Ver 1.2b 54/77 2017/05/24



10-5 Power OFF Flow and Sequence

In power save mode, LCD outputs are fixed to VSS and all analog outputs are discharged. The power can be turned OFF after ST7567A is in the power save mode. The power save mode can be triggered by the following two methods.





Note:

- 1. tpoff: Internal Power discharge time. => 250ms (max).
- 2. tv2OFF: Period between VDDI and VDDA OFF time. => 0 ms (min).
- 3. It is NOT recommended to turn VDDI OFF before VDDA. Without VDDI, the internal status cannot be guaranteed and internal discharge-process maybe stopped. The un-discharged power maybe flows into COM/SEG output(s) and the liquid crystal in panel maybe polarized.
- 4. IC will NOT be damaged if either VDDI or VDDA is OFF while another is ON.
- 5. The timing is dependent on panel loading and the external capacitor(s).
- 6. The timing in these figures is base on the condition that: LCD Panel Size = 1.4" without capacitor.
- 7. When turning VDDA OFF, the falling time should follow the specification: 20ms ≤ t_{Pfall} ≤ 0.2sec


Ver 1.2b 56/77 2017/05/24



11 LIMITING VALUES

In accordance with the Absolute Maximum Rating System; please refer to notes 1 and 2.

Parameter	Symbol	Conditions	Unit
Digital Power Supply Voltage	VDD1	-0.3 ~ 4.0	٧
Analog Power supply voltage	VDD2, VDD3	-0.3 ~ 4.0	V
Input Voltage	VIN	-0.3 ~ VDD1+0.3	٧
Operating temperature	TOPR	-30 to +85	°C
Storage temperature	TSTR	-55 to +125	°C
LCD power supply voltage	V0-XV0	-0.3 ~ 18	V



Notes

- 1. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to VSS unless otherwise noted.
- That the stress exceeds the Limiting Value listed above it may cause the driver IC permanent damage.
 These values are for stress only. IC should be operated under the DC/Timing Characteristic conditions for
 normal operation. If these conditions are not met, IC operation may be error and the reliability may be
 deteriorated.
- 3. Insure the voltage levels of V0, VDD2, VG, VM, VSS and XV0 always match the correct relation: $V0 \ge VDD2 > VG > VM > VSS \ge XV0$
- 4. VIN should be less than or equal to 3.6V. (VIN ≤ 3.6V)

Ver 1.2b 57/77 2017/05/24



12 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

13 DC CHARACTERISTICS

VSS=0V; Temp=-30°C to +85°C; unless otherwise specified.

Itama	Cumbal	Condition		Rating				Applicable
Item	Symbol	C	onaition	Min.	Тур.	Max.	t	Pin
Operating Voltage (1)	VDD1			1.7	_	3.6	V	VDD1
Operating Voltage (2)	VDD2			2.0	_	3.6	V	VDD2
Operating Voltage (3)	VDD3			2.0	_	3.6	V	VDD3
Input High-level Voltage	V _{IHC}			0.7 x VDD1		VDD1	V	MPU Interface
Input Low-level Voltage	VILC			VSS1	_	0.3 x VDD1	٧	MPU Interface
Output High-level Voltage	Vонс	I _{OUT} =1mA, VDD1=1.8V		0.8 x VDD1	_	VDD1	V	D[7:0]
Output Low-level Voltage	Volc	I _{OUT} =-1m	nA, VDD1=1.8V	VSS1	_	0.2 x VDD1	V	D[7:0]
Input Leakage Current	lμ			-1.0	_	1.0	μΑ	MPU Interface
Output Leakage Current	ILO			-3.0	_	3.0	μΑ	MPU Interface
Liquid Crystal Driver ON	Ron	Ta=25°	Vop=8.5V, ∆ V=0.85V	_	0.6	0.8	ΚΩ	COMx
Resistance	KON	С	VG=1.9V ∆ V=0.19V	_	1.3	1.5	ΚΩ	SEGx
Frame Frequency	FR	-	/65, Vop=8.5V a = 25℃	70	75	80	Hz	
LCD Power Supply Voltage	VLCD	Ta	a = 25℃	4.0	_	13.65	٧	V0-XV0

Current consumption: During Display, with internal power system, current consumed by whole IC (bare die), Temp=-20°C to +70°C.

Test Pattern	Symbol	Condition		Rating	Uni	Note	
rest Fattern	Symbol	Condition	Min.	Тур.	Max.	t	Note
Diaplay Pottorn: Plack		VDD1=VDD2=VDD3=3.3V,					
Display Pattern: Black (Static)	ISS	Booster X5	_	80	130	μΑ	
(Static)		V _{OP} = 8.5V, Bias = 1/9					
		VDD1=VDD2=VDD3=3.3V,					
Display OFF	ISS	Booster X5	_	70	110	uA	
		$V_{OP} = 8.5V$, Bias = 1/9					
Power Down	ISS	VDD1=VDD2=VDD3=3.3V	_	1.0	3.0	μΑ	

Note:

The Current Consumption is DC characteristics



Selection of Application Voltage

- Positive Booster: (VDD2 x BL x BE) ≥ V0 or (VDD2 x BL x BE) ≥ Vop.
- Negative Booster: [-VDD2 x (BL 1) x BE] ≤ XV0 or [VDD2 x (BL 1) x BE] ≥ (Vop VG), where VG = Vop x 2 / N.
- If VG ≥ VDD2-0.2V, please enable high power mode.
- Vop requirement: $[VDD2 \times (BL 1) \times BE] \ge [Vop \times (N 2) / N]$ or $[Vop \le VDD2 \times (BL 1) \times BE \times N / (N 2)]$.
- BL is the booster stage and BE is the booster efficiency. Actual BE should be determined by module loading and ITO resistance value.
- The worse condition should be considered. Furthermore, it should reserve some range for the temperature compensation and the contrast control (for end-customer).

For quickly reference, the following table lists the EV setting range for Vop.

VDD1=2.8V, VDD2=VDD3=2.8V, bare dice, Ta=25℃

Dies	Doostor	Vop				
Bias	Booster	High Power Mode OFF	High Power Mode ON			
1/9	X5	8.5 ~ 11.5	8.5 ~ 13.5			
1/8	X5	7.5 ~ 10.0	7.5 ~ 13.5			
1/7	X5	6.5 ~ 9.0	6.5 ~ 13.0			
1/6	X5	5.5 ~ 7.5	5.5 ~ 11.0			
1/5	X5	4.5 ~ 6.5	4.5 ~ 9.0			
1/4	X5	4.0 ~ 5.0	4.0 ~ 7.0			

VDD1=3.3V, VDD2=VDD3=3.3V, bare dice, Ta=25℃

Bias	Poortor	Vop				
DidS	Booster	High Power Mode OFF	High Power Mode ON			
1/9	X5	8.5 ~ 13.5	8.5 ~ 13.5			
1/8	X5	7.5 ~ 12.0	7.5 ~ 13.5			
1/7	X5	6.5 ~ 10.5	6.5 ~ 13.0			
1/6	X5	5.5 ~ 9.0	5.5 ~ 11.0			
1/5	X5	4.5 ~ 7.5	4.5 ~ 9.0			
1/4	X5	4.0 ~ 6.0	4.0 ~ 7.0			

Note:


- 1. In order to avoid ITO designed to affect the power efficiency, please refer to the ITO Layout Reference in section 15-1.
- 2. The power consumption of High Power Mode ON is higher than that of High Power Mode OFF.

Ver 1.2b 59/77 2017/05/24



14 TIMING CHARACTERISTICS

14-1 System Bus Timing for 6800 Series MPU



 $(VDD1 = 3.3V, Ta = 25^{\circ}C)$

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	40	tAW6		0	_	
Address hold time	A0	tAH6		10	_	
System cycle time		tCYC6		240	_	
Enable L pulse width (WRITE)		tEWLW		80	_	
Enable H pulse width (WRITE)	E	tEWHW		80	_	
Enable L pulse width (READ)		tEWLR		80	_	ns
Enable H pulse width (READ)		tEWHR		140	_	
Write data setup time		tDS6		40	_	
Write data hold time	D[7:0]	tDH6		10	_	
Read data access time	D[7:0]	tACC6	CL = 16 pF	_	70	
Read data output disable time		tOH6	CL = 16 pF	5	50	

 $(VDD1 = 2.8V , Ta = 25^{\circ}C)$

(VBB1 = 2.5V ; 14 =						
Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	40	tAW6		0	_	
Address hold time	AU	tAH6		0	_	
System cycle time		tCYC6		400	_	
Enable L pulse width (WRITE)		tEWLW		220	_	
Enable H pulse width (WRITE)	E	tEWHW		180	_	
Enable L pulse width (READ)		tEWLR		220	_	ns
Enable H pulse width (READ)	- A0	tEWHR		180	_	
Write data setup time		tDS6		40	_	
Write data hold time	D[7.0]	tDH6		20	_	
Read data access time	[0:7]ט	tACC6	CL = 16 pF	_	140	
Read data output disable time		tOH6	CL = 16 pF	10	100	



 $(VDD1 = 1.8V , Ta = 25^{\circ}C)$

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	۸٥	tAW6		0	_	
Address hold time	AU	tAH6		0	_	
System cycle time		tCYC6		640	_	
Enable L pulse width (WRITE)		tEWLW		360	_	
Enable H pulse width (WRITE)	E	tEWHW		280	_	
Enable L pulse width (READ)		tEWLR		360	_	ns
Enable H pulse width (READ)	A0	tEWHR		280	_	
Write data setup time		tDS6		80	_	
Write data hold time	D[7:0]	tDH6		20	_	
Read data access time	[טולוט]	tACC6	CL = 16 pF	_	240	
Read data output disable time		tOH6	CL = 16 pF	10	200	


^{*1} The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr + tf) \leq (tCYC6 - tEWLW - tEWHW) for (tr + tf) \leq (tCYC6 - tEWLR - tEWHR) are specified.

^{*2} All timing is specified using 20% and 80% of VDD1 as the reference.

^{*3} tEWLW and tEWLR are specified as the overlap between CSB being "L" and E.



14-2 System Bus Timing for 8080 Series MPU



 $(VDD1 = 3.3V, Ta = 25^{\circ}C)$

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	A0	tAW8		0	_	
Address hold time	AU	tAH8		10	_	
System cycle time		tCYC8		240	_	
/WR L pulse width (WRITE)	/WR	tCCLW		80	_	
WR H pulse width (WRITE)		tCCHW		80	_	
/RD L pulse width (READ)	RD	tCCLR		140	_	ns
/RD H pulse width (READ)	KD	tCCHR		80	_	
WRITE Data setup time		tDS8		40	_	
WRITE Data hold time	D[7:0]	tDH8		20	_	
READ access time	D[7:0]	tACC8	CL = 16 pF	_	70	
READ Output disable time		tOH8	CL = 16 pF	5	50	

 $(VDD1 = 2.8V , Ta = 25^{\circ}C)$

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	A0	tAW8		0	_	
Address hold time	AU	tAH8		0	_	
System cycle time		tCYC8		400	_	
/WR L pulse width (WRITE)	WR	tCCLW		220	_	
/WR H pulse width (WRITE)		tCCHW		180	_	
/RD L pulse width (READ)	RD	tCCLR		220	_	ns
/RD H pulse width (READ)	KD	tCCHR		180	_	
WRITE Data setup time		tDS8		40	_	
WRITE Data hold time	D[7:0]	tDH8		20	_	
READ access time	D[7:0]	tACC8	CL = 16 pF	_	140	
READ Output disable time		tOH8	CL = 16 pF	10	100	



 $(VDD1 = 1.8V , Ta = 25^{\circ}C)$

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Address setup time	A0	tAW8		0	_	
Address hold time	AU	tAH8		0	_	
System cycle time		tCYC8		640	_	
/WR L pulse width (WRITE)	WR	tCCLW		360	_	
/WR H pulse width (WRITE)		tCCHW		280	_	
/RD L pulse width (READ)	RD	tCCLR		360	_	ns
/RD H pulse width (READ)	KD	tCCHR		280		
WRITE Data setup time		tDS8		80	_	
WRITE Data hold time	D[7:0]	tDH8		20	_	
READ access time	D[7:0]	tACC8	CL = 16 pF		240	
READ Output disable time		tOH8	CL = 16 pF	10	200	

^{*1} The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr + tf) \leq (tCYC8 - tCCLW - tCCHW) for (tr + tf) \leq (tCYC8 - tCCLR - tCCHR) are specified.


Ver 1.2b 63/77 2017/05/24

^{*2} All timing is specified using 20% and 80% of VDD1 as the reference.

^{*3} tCCLW and tCCLR are specified as the overlap between CSB being "L" and WR and RD being at the "L" level.



14-3 System Bus Timing for 4-Line Serial Interface



(VDD1 = 3.3V , Ta =25°C)

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period		tSCYC		50	_	
SCL "H" pulse width	SCL	tSHW		25	_	
SCL "L" pulse width		tSLW		25	_	
Address setup time	40	tSAS		20	_	
Address hold time	A0	tSAH		10	_	ns
Data setup time	CD4	tSDS		20	_	
Data hold time	SDA	tSDH		10	_	
CSB-SCL time	CSB	tCSS		20	_	
CSB-SCL time	CSB	tCSH		40	_	

(VDD1 = 2.8V , Ta =25°C)

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period		tSCYC		100	_	
SCL "H" pulse width	SCL	tSHW		50	_	
SCL "L" pulse width		tSLW		50	_	
Address setup time	A0	tSAS		30	_	
Address hold time	AU	tSAH		20	_	ns
Data setup time	CD A	tSDS		30	_	
Data hold time	SDA	tSDH		20	_	
CSB-SCL time	CSB	tCSS		30	_	
CSB-SCL time	COB	tCSH		60	_	

 $(VDD1 = 1.8V , Ta = 25^{\circ}C)$


Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period		tSCYC		200	_	
SCL "H" pulse width	SCL	tSHW		80	_	
SCL "L" pulse width		tSLW		80	_	
Address setup time	۸٥	tSAS		60	_	
Address hold time	A0	tSAH		30	_	ns
Data setup time	CD A	tSDS		60	_	
Data hold time	SDA	tSDH		30	_	
CSB-SCL time	CSB	tCSS		40	_	
CSB-SCL time	CSB	tCSH		100	_	

^{*1} The input signal rise and fall time (tr, tf) are specified at 15 ns or less.

 $[\]ensuremath{^{*2}}$ All timing is specified using 20% and 80% of VDD1 as the standard.



14-4 SERIAL INTERFACE (3Line-SPI Interface)



 $(VDD1 = 3.3V, Ta = 25^{\circ}C)$

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period		tSCYC		50	_	
SCL "H" pulse width	SCL	tSHW		25	_	
SCL "L" pulse width		tSLW		25	_	
Data setup time	CDA	tSDS		20	_	ns
Data hold time	SDA	tSDH		10	_	
CSB-SCL time	CCB	tCSS		20	_	
CSB-SCL time	CSB	tCSH		40	_	

(VDD1=2.8V Ta=25℃)

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period		tSCYC		100	_	
SCL "H" pulse width	SCL	tSHW		50	_	
SCL "L" pulse width		tSLW		50	_	
Data setup time	CDA	tSDS		30	_	ns
Data hold time	SDA	tSDH		20	_	
Chip select setup time	CCD	tCSS		30	_	1
Chip select hold time	CSB	tCSH		60	_	

 $(VDD1 = 1.8V, Ta = 25^{\circ}C)$

Item	Signal	Symbol	Condition	Min.	Max.	Unit
Serial clock period		tSCYC		200	_	
SCL "H" pulse width	SCL	tSHW		80	_	
SCL "L" pulse width		tSLW		80	_	
Data setup time	SDV	tSDS		60	_	ns
Data hold time	SDA	tSDH		30	_	
CSB-SCL time	CSB	tCSS		40	_	
CSB-SCL time	CSB	tCSH		100	_	


^{*1} The rise and fall time (tr, tf) of the input signal are specified at 15 ns or less.

Ver 1.2b 66/77 2017/05/24

^{*2} All timings take 20% and 80% of VDD1 as standard.



14-5 SERIAL INTERFACE (I2C Interface)



 $(VDD1 = 2.8V, Ta = 25^{\circ}C)$

Item	Signal	Symbol	Condition	Min.	Max.	Unit
SCL clock frequency		fSCL		-	400	kHZ
SCL clock low period	SCL	tLOW		160	-	
SCL clock high period		tHIGH		60	-	
Data set-up time	00.4	tSU;Data		80		
Data hold time	SDA	tHD;Data		40	-	
Setup time for a repeated START condition		tSU;STA		90	-	ns
Start condition hold time	CDA	tHD;STA		220	-	
Setup time for STOP condition	SDA	tSU;STO		110	-	1
Bus free time between a STOP and START	1	tBUF		150	-	

 $(VDD1 = 3.3V, Ta = 25^{\circ}C)$

Item	Signal	Symbol	Condition	Min.	Max.	Unit
SCL clock frequency	SCL	fSCL		-	400	
SCL clock low period		tLOW		160	-	
SCL clock high period		tHIGH		60	-	
Data set-up time	SDA	tSU;Data		80	-	
Data hold time		tHD;Data		40	-]
Setup time for a repeated START condition		tSU;STA		90	-	ns
Start condition hold time	SDA	tHD;STA		220	-	
Setup time for STOP condition	SDA	tSU;STO		110	-	
Bus free time between a STOP and START		tBUF		150	-	


^{*1} The rise and fall time (tr, tf) of the input signal are specified at 15 ns or less.

Ver 1.2b 67/77 2017/05/24

 $[\]ensuremath{^{*}2}$ All timings take 20% and 80% of VDD1 as standard.



14-6 Hardware Reset Timing



 $(VDD1 = 3.3V , Ta = 25^{\circ}C)$

Item	Symbol	Condition	Min.	Max.	Unit
Reset time	tR		_	1.0	110
Reset "L" pulse width	tRW		1.0		us

 $(VDD1 = 2.8V , Ta = 25^{\circ}C)$

Item	Symbol	Condition	Min.	Max.	Unit
Reset time	tR		_	2.0	
Reset "L" pulse width	tRW		2.0	_	us

(VDD1 = 1.8V , Ta =25°C)

Item	Symbol	Condition	Min.	Max.	Unit
Reset time	tR		_	3.0	
Reset "L" pulse width	tRW		3.0	_	us


Ver 1.2b 68/77 2017/05/24



15 APPLICATION NOTE

15-1 ITO Layout Reference

The reference ITO layout is shown below:




The equivalent circuit is shown below:

V0, XV0 & VG	vss	Dual VDD (VDDI & VDDA separately)	Single VDD (VDDI & VDDA together)	
IC Side ITO FPC Board	IC Side ITO FPC Board VSS1	IC Side ITO FPC Board VDD1 R1 R5 T	IC Side ITO FPC Board VDD1 VDD2 R1 VDD3 R2	
Ideal Layout: Ideal Layout:		Ideal Layout:	Ideal Layout:	
=> R3=0 Ohm. R1≥R2.	=> R4=0 Ohm. R2>>R1>R3.	⇒ R4=0 & R5=0 Ohm.	=> R3=0 Ohm. R2≥R1.	
Acceptable Layout:	Acceptable Layout:	⇒ R3 ≥ R1 > R2.	Acceptable Layout:	
=> R3≠0. R1>R2>R3.	=> R3≠0. R1>R2>R3. => R4≠0. R2>>R1>R3>R4.		=> R3≠0. R2≥R1>R3.	
Not Acceptable: Not Acceptable:		⇒ R4≠0 & R5≠0.	Not Acceptable:	
=> R3 ≥ (R1 or R2). => R4 ≥ (R1 or R2).		⇒ R3 ≥ R1>R2>R5>R4	=> R3 ≥ (R1 or R2).	
XV0 and VG are the same as		Not Acceptable:		
V0.		=> R4 & R5 ≥ (R1 or R2 or		
		R3).		




15-2 LCM Design Reference





15-3 Layout Design Reference (65 Duty, I2C)






15-4 Application Circuit


If the panel size is larger than 2" or use the icon, must be added the capacitor C1 and C2, please refer to Section 7-8 External Components of Power Circuit.

• 6800 Interface






• 8080 Interface






• 4Line-SPI Interface






• 3Line-SPI Interface





I2C-Interface





16 REVERSION HISTORY

Version	Date	Description
1.0	2015/08/21	Remove Preliminary.
		Add Extension Command Table
1.1 2015/09/15	2. Modify Bump Height	
		3. Add Vop reference Table
1.1a	2015/12/09	Add Description of 17 Duty and 9 Duty
1.2	2016/07/13	Modify Column Address Instructions
1.2a 2016/12/06	2016/12/06	Modify Minimum Voltage of VDDA
	2010/12/00	2. Modify Temperature Range of Current Consumption
1.2b	2017/05/24	Modify Description about Read Function in SPI Interface.