EECS 316 Computer Design

LECTURE 2


Delay models, std_ulogic, with select when

Instructors: Francis G. Wolff
wolff@eecs.cwru.edu
Chris Papachristou
cap2@cwru.edu
Case Western Reserve University

Review: Full Adder: Truth Table

- A Full-Adder is a Combinational circuit that forms the arithmetic sum of three input bits.
- It consists of three inputs (z, x, y) and two outputs (Carry, Sum) as shown.

z	x	y	С	S
0 0 0 0 1 1 1	0 1 1 0 0 1 1	0 1 0 1 0 1 0	0 0 1 0 1 1	0 1 1 0 1 0 0
		Truth	ı Table	



Review: Full Adder: Archite Entity Declaration

```
ENTITY full_adder IS
PORT (x, y, z: IN std_logic;
Sum, Carry: OUT std_logic
); END full_adder;
Optional Entity END name;

Architecture Declaration
```

```
ARCHITECTURE full_adder_arch_1 OF full_adder IS
```

BEGIN

```
Sum <= ((x XOR y) XOR z);
```

Carry \leq ((x AND y) OR (z AND (x AND y)));

END full_adder_arch_1;

Optional Architecture END name;


Review: SIGNAL: Scheduled Event




Like variables in a programming language such as C, signals can be assigned values, e.g. 0, 1

- However, SIGNALs also have an associated time value
 A signal receives a value at a specific point in time
 and retains that value until it receives a new value
 at a future point in time (i.e. scheduled event)
- The waveform of the signal is a sequence of values assigned to a signal over time
- For example

wave <= '0', '1' after 10 ns, '0' after 15 ns, '1' after 25 ns;



Review: Full Adder: Architecture with Delay



```
ARCHITECTURE full_adder_arch_2 OF full_adder IS
```

SIGNAL S1, S2, S3: std_logic;

BEGIN

```
s1 <= (a XOR b) after 15 ns;
s2 <= (c_in AND s1) after 5 ns;
s3 <= (a AND b) after 5 ns;
Sum <= (s1 XOR c_in) after 15 ns;
Carry <= (s2 OR s3) after 5 ns;</pre>
```

Signals (like wires) are not PORTs they do not have direction (i.e. IN, OUT)

END;

Signal order: Does it matter? No

```
ARCHITECTURE full_adder_arch_3 OF full_adder IS

SIGNAL S1, S2, S3: std_logic;

BEGIN

Carry <= (s2 OR s3) after 5 ns;

Sum <= (s1 XOR c_in) after 15 ns;

s3 <= (a AND b) after 5 ns;

s2 <= (c_in AND s1) after 5 ns;

s1 <= (a XOR b) after 15 ns;

END;
```

No, this is not C!

Netlists have same beha vior & parall



Delta Delay




- Default signal assignment propagation delay if no delay is explicitly prescribed
 - VHDL signal assignments do not take place immediately
 - Delta is an infinitesimal VHDL time unit so that all signal assignments can result in signals assuming their values at a future time
 - O **E.g.**Output <= NOT Input;
 -- Output assumes new value in one delta cycle
- Supports a model of concurrent VHDL process execution
 - Order in which processes are executed by simulator does not affect simulation output



Delta Delay An Example with Delta Delay



What is the behavior of C?





Inertial Delay




 Provides for specification propagation delay and input pulse width, i.e. 'inertia' of output:


target <= [REJECT time_expression] INERTIAL waveform;

Inertial delay is default and REJECT is optional:

Output <= NOT Input AFTER 10 ns; -- Propagation delay and minimum pulse width are 10ns



Inverter model: lowpass filter (inertial)






Transport Delay




- Transport delay must be explicitly specified
 I.e. keyword "TRANSPORT" must be used
- Signal will assume its new value after specified delay

-- TRANSPORT delay example
Output <= TRANSPORT NOT Input AFTER 10 ns;



Inertial and Transport Delay



Transport Delay is useful for modeling data buses, networks

Inertial Delay is useful for modeling logic gates

Combinatorial Logic Operators					
#Transi	stors				
2	NOT	$z \le NOT(x)$; $z \le NOT(x)$			

 $Z \subseteq NU \mid (X), Z \subseteq NU \mid X,$

2+2*i*

AND

 $z \le x AND y;$

2*i*

NAND

 $z \le NOT (x AND y);$

2+2i

OR

 $z \le x OR y$;

2*i*

NOR

 $z \leq NOT (x OR Y);$

10

XOR

 $z \le (x \text{ and NOT } y) \text{ OR (NOT } x \text{ AND } y);$

 $z \le (x AND y) NOR (x NOR y); --AOI$

12


XNOR

 $z \le (x \text{ and } y) \text{ OR } (NOT x \text{ AND NOT } y);$

 $z \le (x NAND y) NAND (x OR y); --OAI$

Footnote: (i=#inputs) We are only referring to CMOS static transistor ASIC gate designs Exotic XOR designs can be done in 6 (J. W. Wang, IEEE J. Solid State Circuits, 29, July 1994)

Std_logic AND: Un-initialized value




SR Flip-Flop (Latch)










NOR


R	S	Q_{n+1}
0	0	\mathbf{Q}_{n}
0	1	1
1	0	0
1	1	U




NAND

R	S	\mathbf{Q}_{n+1}
0	0	U
0	1	1
1	0	0
1	1	Q_n


SR Flip-Flop (Latch)




Example: R <= '1', '0' after 10ns, '1' after 30ns; S <= '1';



Std_logic AND: X Forcing Unknown Value




The rising transition signal




Modeling logic gate values: std ulogic


```
TYPE std ulogic IS ( -- Unresolved LOGIC
      'Z', -- High Impedance (Tri-State)
      '1', -- Forcing 1
      'H', -- Weak 1
      'X', -- Forcing Unknown: i.e. combining 0 and 1
      'W', -- Weak Unknown: i.e. combining H and L
      'L', -- Weak 0
      '0', -- Forcing 0
      'U', -- Un-initialized
      '-'. -- Don't care
```



Multiple output drivers: Resolution Function




Multiple output drivers: Resolution Function




• Note the multi-driver resolution table is symmetrical

Resolution Function: std_logic buffer gate



Resolving input: std_logic AND GATE



Process each input as an unresolved to resolved buffer.


Then process the gate as a standard logic gate { 0, X, 1, U }

For example, let's transform z <= 'W' AND '1';

```
z <= 'W' AND '1'; -- convert std_ulogic 'W' to std_logic 'X'
```

$$z \leq (X';$$

2-to-1 Multiplexor: with-select-when



4-to-1 Multiplexor: with-select-when

Structural Combinatorial logic

```
Y <= sa OR sb OR sc OR sd;

sa <= a AND ( NOT s(1) AND NOT s(0) );

sb <= b AND ( NOT s(1) AND s(0) );

sc <= c AND ( s(1) AND NOT s(0) );

sd <= d AND ( s(1) AND s(0) );
```

a _____00
b _____Y
c ____10
d _____Y


As the complexity of the combinatorial logic grows, the SELECT statement, simplifies logic design but at a loss of structural information

WITH s SELECT
Y <= a WHEN "00",
b WHEN "01",
c WHEN "10",
d WHEN OTHERS;

Note the comma after WHEN


behavioral

with-select-when: 2 to 4-line Decoder



SIGNAL S: std_logic_vector(1 downto 0);


SIGNAL Y: std_logic_vector(3 downto 0);



```
WITH S SELECT
```

```
Y <= "1000" WHEN "11",
"0100" WHEN "10",
"0010" WHEN "01",
"0001" WHEN OTHERS;
```

Tri-State buffer




ARCHITECTURE Buffer3 OF TriStateBuffer IS BEGIN

```
WITH oe SELECT
y <= x WHEN '1', -- Enabled: y <= x;
'Z' WHEN OTHERS; -- Disabled: output a tri-state</pre>
```

END;

Inverted Tri-State buffer




ARCHITECTURE Buffer3 OF TriStateBufferNot IS BEGIN

```
WITH oe SELECT
y <= NOT(x) WHEN '1', -- Enabled: y <= Not(x);
'Z' WHEN OTHERS; -- Disabled</pre>
```

END;

ROM: 4 byte Read Only Memory







ROM: 4 byte Read Only Memory

```
ENTITY rom 4x1 IS
      PORT(A:
                 IN std_logic_vector(1 downto 0);
           OE: IN std logic; -- Tri-State Output
                 OUT std logic
            D:
); END;
ARCHITECTURE rom 4x1 arch OF rom 4x1 IS
 SIGNAL ROMout: std_logic;
                                  Component Instance
BEGIN
 BufferOut: TriStateBuffer PORT MAP(ROMout, D, OE);
 WITH A SELECT
      ROMout <= '1' WHEN "00",
                                         Component
                 '0' WHEN "01",
                                          declaration
                 '0' WHEN "10",
                 '1' WHEN "11";
                                          name
```

Component Declaration/Instance relationship




Component Port relationship




Assignment #2 (Part 1 of 3)





- 1) Assume each gate is 5 ns delay for the above circuit.
- (a) Write entity-architecture for a inertial model
- (b) Given the following waveform, draw, R, S, Q, NQ (inertial) R <= '1', '0' after 25 ns, '1' after 30 ns, '1' after 50 ns; S <= '0', '1' after 20 ns, '0' after 35 ns, '1' after 50 ns;
- (c) Repeat (b) but now assume each gate is 20 ns delay
- (d) Write entity-architecture for a transport model
- (e) Given the waveform in (b) draw, R, S, Q, NQ (transport)

Assignment #2 (Part 2 of 3)



(2) Given the above two tri-state buffers connected together (assume transport model of 5ns per gate), draw X, Y, F, a, b, G for the following input waveforms:

```
X <= '1', '0' after 10 ns, 'X' after 20 ns, 'L' after 30 ns, '1' after 40 ns;
Y <= '0', 'L' after 10 ns, 'W' after 20 ns, '0' after 30 ns, 'Z' after 40 ns;
F <= '0', '1' after 10 ns, '0' after 50 ns;
```

Assignment #2 (Part 3 of 3)



3) Write (no programming) a entity-architecture for a 1-bit ALU. The input will consist of x, y, Cin, f and the output will be S and Cout. Make components for 1-bit add/sub. The input function f (with-select) will enable the following operations:

<u>function</u> f	ALU bit operation
000	$S = 0$; Cout = 0 \longrightarrow x ALU S
001	$S = X$ $\longrightarrow y$ C_{out}
010	$S = y$; Cout =1; C_{in} C_{in}
011	S = Cin; Cout = x
100	S = x OR y; Cout=x;
101	S = x AND y; Cout=x;
110	(Cout, S) = x + y + Cin; (component)
111	(Cout, S) = full subtractor (component)