

Review: Generic 2-to-1 Datapath Multiplexor Entity





The file generic_mux.vhd contains:

```
LIBRARY IEEE;
USE IEEE.std logic 1164.all;
USE IEEE.std logic_arith.all;
ENTITY Generic Mux IS
      GENERIC (n: INTEGER :=8);
      PORT (Y:
                  OUT
                         std_logic_vector(n-1 downto 0);
                         std_logic_vector(n-1 downto 0);
                  IN
                         std logic vector(n-1 downto 0);
             b:
                  IN
             S:
                         std logic vector(0 downto 0)
                  IN
END ENTITY:
```

Review: Generic 2-to-1 Datapath Architecture





```
ARCHITECTURE Generic Mux arch OF Generic Mux IS
BEGIN
  WITH S SELECT
  Y <= a WHEN "1",
       b WHEN OTHERS;
END ARCHITECTURE;
CONFIGURATION Generic Mux cfg OF Generic Mux IS
 FOR Generic Mux arch
 END FOR;
END CONFIGURATION;
```

Synthesis: Debugging syntax errors

:W

```
Open a host terminal #1 (or telnet) window and
Enter the generic_mux.vhd using an ascii editor:

vi generic_mux.vhd
i --i for insert mode
--enter code
ESC --Escape key to exit insert mode
```

Open another host terminal #2 (or telnet) window and start dc_shell in order to analyze vhdl for syntax errors.

--write the file but do not exit

```
dc_shell-t
> analyze -f vhdl generic mux.vhd
```

Use the editor in host #1 to to fix the errors then write (:w) then in host #2 type !an to reanalyze the vhdl source code until there are no more errors.

Synthesis: Quick example of Design Compiler

To start the design compiler type:

dc_shell-t

analyze is required for each file in the hierarchical design starting from the bottom up

- > analyze -format vhdl -library WORK generic_mux.vhd
- > elaborate generic_mux -arch generic_mux_arch -lib WORK -update
- > list_designs
- > uniquify
- > compile
- > report_cell
- > write -h -f vhdl -output file.vhd

> quit

Design name is entity name generic_mux NOT the filename generic_mux.vhd

elaborate only the top level design and generic_mux becomes the current design

Viewing Results: Design Vision (dc_shell GUI)



To view .vhd logic gate files, type: design_vision&

File => Read => generic_mux.vhd

The system-level view is shown

double click on the generic_mux icon to see the port-view

double click on the port view icon to see the gate-level view

In order to print: File => Print => ok (printer needs setup)

File => quit => ok

Synthesis: Design Analyzer quick overview

- design_vision is just a GUI that is built on top of dc_shell
- Every command in dc_shell can be done with the file menu
- To start the design analyzer GUI type: design_vision&
- File=>analyze=> generic_mux.vhd => cancel
- File=>elaborate=> library: click on file WORK

Design: click on file generic_mux_arch

=> ok

Click on generic_mux design icon then


Hierarchy => Uniquify =>

Compile=> Design effort => min|med|max

File => save

File => quit

dc_shell: analyze and elaborate



dc_shell: analyze



explicit: analyze -format vhdl -library WORK filename.vhd

short form: analyze -f vhdl filename.vhd

The analyze command does the following

- Reads in the VHDL source file
- Check for errors (without building any generic logic)
- Creates VHDL library objects and stores them in -library WORK
 by the default library in the ".synopsys_dc.setup" file define_design_library WORK -path ./WORK

If analyze command reports errors then

- The VHDL source must be fixed
- And analyze must be run again.

dc shell: elaborate



explicit: elaborate entityname -architecture archname -update

short form: elaborate entityname -arch archname -update

The elaborate command does the following

- Elaborates the entity design read in by analyze (./WORK)
- Creates a technology-independent design
- Replaces VHDL arithmetic operators with Designware components
- Generic VHDL parameters can be set or changed elaborate -parameters "N=1,Cout=2"
- Displays and sets the current design

dc_shell: report_hierarchy, report_design





command:

report_hierarchy [-full]

Display the hierarchy of the current design

command:

report_design

- Displays attributes of the current design, such as:
- Technology library, flip-flop types, operation conditions
- Wire load model, pin delays

dc_shell: list and current design



list_designs

The list -designs command does the following

- lists each entity design name current read or elaborated
- A star (*) preceding the design name is the current design
- lists the file name of each design

command:

current_design

Displays the current design to be compiled

command:

set current_design <entityname>

Sets the current design to "entityname"

dc_shell: compile and design optimization



explicit: compile -map_effort medium

short form: compile

The compile command does the following

- Performs logic-level and gate-level synthesis and
- area and delay optimizations on the <u>current</u> design
- -map_effort [low | medium | high]
- Specifies the relative amount of CPU time spend during the mapping phase of the compile. The default is medium.
- -ungroup_all
- Collapses all levels of hierarchy in a design, except those that have the don't_touch attribute set.

dc_shell: report_cell, report_area

- ___
- command: report_cell [-connection] [-verbose] [> filename.txt]
 - Displays information about the ASIC logic cells in the current design
 - -connection shows the netlist connections between cells
 - -connection -verbose shows more netlist details
 - Write the data to a file: report_cell > generic_mux_cell.txt
- command: report_area [> filename.txt]
 - Displays cell area information in the current design

dc_shell: report_port, report_timing





- command: report_port [-verbose] [> filename.txt]
 - Displays port information the current design
 - -verbose gives Input and Output delays

command: report_timing

Displays maximum delay timing in the current design

command: report_timing -delay [min|max|max_fall|max_rise]

Displays various delay timings in the current design

command: report_timing -from <port> -to <port>

- Displays delay timing the current design
- For example: report_timing -from X0 -to F

dc shell: write



explicit: write -hierarchy -format vhdl -output generic_mux2.vhd

short form: write -h -f vhdl -output generic_mux2.vhd

The write command does the following

- Writes a design netlist or schematic from dc_shell to a file
- -format [db | edif | vhdl | verlog]
- -f [db | edif | vhdl | verlog]
 - Specifies the output format of the design
 - db Synopsys internal database format (default)
 - edif Electronic Design Interchange Format
 - vhdl VHDL netlist based on technology files

-hierarchy or -h

Write all designs in the hierarchy

dc shell: include scripts - NEW FORMAT





command: source filename.dc_shell

- Reads in and executes the file as dc_shell commands
- Includes can include "source file" and # comments
- Using include files is the proper way to design ASICs

For example, the file generic_mux.dc_shell-t contains:

```
analyze -format vhdl -library WORK generic_mux.vhd
elaborate generic_mux -arch generic_mux_arch -lib WORK -update
report_hierarchy
uniquify
compile
# write out reports use >> for append to file
report_cell > generic_mux.report
report_area >> generic_mux.report
report_timing >> generic_mux.report
write -hierarchy -f vhdl -output generic_mux2.vhd
quit
```

dc shell: include scripts - OLD FORMAT



- Reads in and executes the file as dc_shell commands
- Includes can contain includes and /* comments */
- Using include files is the proper way to design ASICs

For example, the file generic_mux.dc_shell contains:

```
analyze -format vhdl -library WORK generic_mux.vhd
elaborate generic_mux -arch generic_mux_arch -lib WORK -update
report_hierarchy
uniquify
compile
/* write out reports use >> for append to file */
report_cell > generic_mux.report
report_area >> generic_mux.report
report_timing >> generic_mux.report
write -hierarchy
exit
```

dc_shell: help, history, sold, list

- command: list -commands
 - Displays all the commands in dc_shell
- command: history
 - Display all the commands excuted in dc_shell
 - The history file is the user's directory as command.log
- command: help <dc_shell_command>
 - Display dc_shell command help
 - For example: help report_area
- command: list -variables [system | compile | ... | all]
 - Displays all the variables in dc_shell
- command: sold &
 - Displays the adobe .pdf Synopsys OnLine Documents
 - Should be started outside of dc_shell

dc shell: internal Unix commands

- command: Is [-I]
 - Displays the current file directory
 - Displays the current file directory in long format
- command: cd <directory>
 - Set the current directory: cd /home3/team0?
 - Set the current \$HOME directory: cd
 - Go up one directory level: cd ...
- command: pwd
 - Display the current directory
- command: less filename
 - Display the contents of a file: less generic_mux.vhd
- command: sh <Unix command>
 - Executes Unix shell commands outside dc_shell: sh ps

dc_shell: Creating a Design Environment



The following steps are required to setup a design environment (note ~ is the user's home directory):

(1) Make sure your Unix account uses tcshell
Otherwise everytime after you login & use synopsys: tcsh

(2) create a directory, say: mkdir ~/SYNOPSYS

(3) create a work directory: mkdir ~/SYNOPSYS/WORK

(4) copy the startup shell file: cp /local/eda/setup.

(5) copy the Synopsys setup files:

cp /local/eda/SYNOPSYS/.synopsys_dc.setup ~/SYNOPSYS
cp /local/eda/SYNOPSYS/.synopsys vss.setup ~/SYNOPSYS

- (6) Enter into your design directory: cd SYNOPSYS
- (7) Start the Synopsys tool: dc_shell-t

dc_shell: .synopsys_dc.setup



Both dc_shell-t and design_vision read the .synopsys_dc.setup file <u>first</u> which contains default settings, search paths for work and technology directories

For example, suppose that the following line is contain in the ".synopsys_dc.setup file"

define_design_library WORK -path ./WORK

then the dc_shell-t command analyze analyze -format vhdl -library WORK generic_mux.vhd

can be now accomplished without the -library WORK option:

analyze -format vhdl generic_mux.vhd

dc shell: .synopsys dc.setup example (NEW_FORMAT)





```
# For example, ".synopsys dc.setup file"
# design analyzer=>setup=>defaults: shows these 6 items
# directory search paths for target, link, and symbol libs
set search_path { . ./WORK /home2/synopsys/synthesis/libraries/syn }
set link library { class.db }
set target library { class.db }
# symbol library contains graphical logic symbols
set symbol library { class.sdb lsi10k.sdb generic.sdb }
# plot_command "lpr -Polin404"
define_design_library WORK -path ./WORK
# design analyzer=>view=>style: don't show net or pins
set net name layer.visible "true"
set pin name_layer.visible "false"
```

dc shell: .synopsys dc.setup example (OLD FORMAT)

```
/* For example, ".synopsys dc.setup file" */
/* design analyzer=>setup=>defaults: shows these 6 items */
company = "Case Western Reserve University"
designer = "Francis G. Wolff"
/* directory search paths for target, link, and symbol libs */
search path = { ../WORK /home2/synopsys/2000.05/libraries/syn }
link library = { class.db }
target_library = { class.db }
/* symbol library contains graphical logic symbols */
symbol library = { class.sdb lsi10k.sdb generic.sdb }
plot_command "lpr -Polin404"
define_design_library WORK -path ./WORK
/* design analyzer=>view=>style: don't show net or pins */
net name layer.visible = "true"
pin name layer.visible = "false"
```

dc_shell: .synopsys_vss.setup example





WORK > DEFAULT

DEFAULT : ./WORK

TIMEBASE = ns

Assignment #5



- <u>s</u>
- 1a) Synthesize the N-bit ALU (default N=8) using the vhdl code of assignment #4 using dc_shell-t.
- 1b) Report the area, cells and timing information of your synthesis.
- 1c) Hand in the source files and session using the Unix script command.
- 2) Also, hand in the design_vision logic diagrams of the 1-bit aluand the 8-bit ALU.

Remember you cannot synthesize the test bench.