


#### **Review: Tri-State buffer**




## ARCHITECTURE Buffer3 OF TriStateBuffer IS BEGIN


```
WITH oe SELECT
y <= x WHEN '1', -- Enabled: y <= x;
'Z' WHEN OTHERS; -- Disabled: output a tri-state</pre>
```

END;

## Review: ROM: 4 bit Read Only Memory









## Review: ROM: 4 bit Read Only Memory

```
ENTITY rom_4x1 IS
      PORT(A:
                 IN std_logic_vector(1 downto 0);
            OE: IN std logic; -- Tri-State Output
                 OUT std logic
            D:
); END;
ARCHITECTURE rom 4x1 arch OF rom 4x1 IS
 SIGNAL ROMout: std_logic;
                                  Component Instance
BEGIN
 BufferOut: TriStateBuffer PORT MAP(ROMout, D, OE);
 WITH A SELECT
      ROMout <= '1' WHEN "00",
                                          Component
                 '0' WHEN "01",
                                          declaration
                 '0' WHEN "10",
                 '1' WHEN "11";
                                          name
```

## **Component Declaration/Instance relationship**




## **Component Port relationship**



D: Obt std\_logic ); END;

## **Full Adder: Architecture**



ARCHITECTURE adder\_full\_arch OF adder\_full IS

```
BEGIN
```

END;

```
Sum <= ( x XOR y ) XOR Cin;
Cout <= ( x AND y ) OR (Cin AND (x XOR y));
```

## adder\_full.vhd: complete file

```
LIBRARY IEEE;
use IEEE.std_logic_1164.all;
ENTITY adder full IS
  PORT (x, y, Cin: IN std logic; Sum, Cout: OUT std logic
); END;
  ARCHITECTURE adder full arch OF adder_full IS
  BEGIN
        Sum <= (x XOR y) XOR Cin;
        Cout <= ( x AND y ) OR (Cin AND (x XOR y));</pre>
  END;
  CONFIGURATION adder full cfg OF adder full IS
        FOR adder full arch
        END FOR;
  END CONFIGURATION;
```

#### Introduction to simulation





## The Synopsys VCS Simulator

## **Starting Synopsys environment**

- -
- if remote: ssh host.ces.cwru.edu
  - host is one of: hp04 hp05 hp06 hp07 hp08 hp09
  - note: you can have several sessions of ssh from your computer
- logon
- if local: Open a console window
- Start typing within the console window
- Start the tshell: /bin/tcsh
- Source the synopsys executable paths and environment
  - source /local/eda/synopsys\_setup
- Change your directory to Synopsys: cd ~/SYNOPSYS

## VHDL analyzer: vhdlan





Unix command: vhdlan -NOEVENT <filename.vhd>

Must be done to every vhdl file in the design

#### For example:

> vhdlan \_NOEVENT adder\_full.vhd

Synopsys VHDL Analyzer Version ... ...

Copyright (c) 1990-2000 by Synopsys, Inc.
ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys, Inc. and may be used and disclosed only as authorized in a license agreement controlling such use and disclosure.

## **Synthesis: Debugging syntax errors**

Open a ssh host terminal #1 (or ssh) window and Enter the generic\_mux.vhd using an ascii editor:

```
vi adder_full.vhd
```

i ---i for insert mode

.... --enter code

ESC --Escape key to exit insert mode

:w --write the file but do not exit

Open another telnet host terminal #2 (or telnet) window and run vhdlan for syntax errors.

vhdlan -NOEVENT adder full.vhd

Use the editor in ssh host #1 to to fix the errors then write (:w) then in ssh host #2 type !vh to reanalyze the vhdl source code until there are no more errors.

#### VHDL Simulator: scs





Unix command: scs <vhdl\_configuration\_name>

Starts the text based vhdl simulator

#### For example:

Simulator command line prompt #

scs adder\_full\_cfg

Synopsys 1076 VHDL Simulator Version ... ...

Copyright (c) 1999-2000 by Synopsys, Inc.
ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys, Inc. and may be used and disclosed only as authorized in a license agreement controlling such use and disclosure.

## VHDL Simulator list components: Is



scs list command: Is [-t] [-v]

lists the vhdl component types and data values

After reading in the adder\_full.vhd design, a list will show

```
# Is
ADDER_FULL STANDARD ATTRIBUTES
STD_LOGIC_1164 _KERNEL
```

```
# Is -t
ADDER_FULL COMPONENT INSTANTIATION STATEMENT
STANDARD PACKAGE
ATTRIBUTES PACKAGE
STD_LOGIC_1164 PACKAGE
_KERNEL PROCESS STATEMENT
```

# VHDL Simulator change directory: cd and pwd

```
scs cd command: cd <component_path>
cd ..
pwd
```

- cd change design hierarchy (cd .. go up a level)
- pwd display present working directory

#cd ADDER FULL

```
Alternately, using full paths
# pwd
                            # Is -t /ADDER FULL
/ADDER FULL
# Is -t
X
            IN PORT
                       type = STD_LOGIC
            IN PORT
                       type = STD LOGIC
                       type = STD_LOGIC
CIN
           IN PORT
           OUT PORT
                       type = STD_LOGIC
SUM
COUT
           OUT PORT
                       type = STD_LOGIC
            PROCESS STATEMENT
P0
```

## VHDL Simulator assign signal: assign

scs command: assign [-after <time>] <value> <signal>

assign a value to a signal

```
# Is -v
             'U'
X
             'U'
CIN
             'U'
             'U'
SUM
COUT
             'U'
# assign '1' X
# Is -v
X
Y
CIN
SUM
             'U'
COUT
```

Alternately, using full paths # assign '1' /ADDER\_FULL/X

#### VHDL Simulator run simulation: run



COUT

scs command: run [<time nanoseconds>]

Use Control-C to cancel a simulation


```
#assign '1' X
#assign '1' Y
#assign '0' Cin
# Is
CIN
      'U'
SUM
COUT 'U'
# run
# Is -v
X
      '0'
CIN
SUM
```

This is what we would expect

#### VHDL Simulator include file

- scs command: source [-e] <filename.scsim>
  - Reads and executes scs commands from a file
  - -e will displays the lines as it reads them in

For example, the file adder\_full.scsim contains:



## VHDL Simulator include using full path names





#### For example, adder\_full.scsim using full path names:

```
assign '1' /ADDER_FULL/X
assign '1' /ADDER_FULL/Y
assign '0' /ADDER_FULL/Cin

Is -v /ADDER_FULL >adder_full.run
run
Is -v /ADDER_FULL >>adder_full.run
quit
```

#### VHDL Simulator trace



- Traces vhdl signals on GUI Synopsys Waveform Viewer
- To best view signals a time element must be added
- Use View => Full Fit in order to fully view the signals

#### For example,

```
cd ADDER FULL
assign -after 5 '1' X
assign -after 5 '1' Y
assign -after 5 '0' Cin
trace X Y Cin Sum Cout
S -V
run
Is -V
exit
```

## VHDL Simulator: abstime, step, next, status



#### <u>I</u>

#### vhdlsim command: abstime

display the current absolute simulation time so far

#### scsim command: step [<n steps>]

step through each vhdl statement, default n=1

#### scsim command: next [n steps]

step through each vhdl statement within current arch

#### scsim command: status

show current simulation status

## VHDL Simulator: where, environment, restart



#### scsim command: where

displays where the process and event stacks

#### scsim command: environment

displays the simulator environmental variables

#### scsim command: restart

- restart the simulation using all previous commands
- Clean restart: restart /dev/null

#### scsim command: quit

exit the simulator environment

## VHDL Simulator: help



scsim command: help [<simulator\_command>]

simulator command help: help Is

# help step

Subject: STEP


Syntax: STEP [n]

STEP executes the next "n" lines of VHDL source code. If you omit the argument "n", it executes a single line.

STEP enters functions and procedures.

STEP does not count or stop on lines that are monitored by an OFF monitor.

## adder full tb.vhd: full adder test bench



## **Stimulus Only Test Bench Entity**

The output of the testbench will be observe by the digital waveform of the simulator.

```
LIBRARY IEEE; use IEEE.std logic 1164.all;
```

```
ENTITY adder_full_tb IS
PORT (Sum, Cout: OUT std_logic);
END;
```

## adder full tb.vhd: architecture


```
ARCHITECTURE adder full to arch OF adder full to IS
  COMPONENT adder full
   PORT (x, y, Cin: IN std logic; Sum, Cout: OUT std logic);
  END COMPONENT;
  SIGNAL x, y, Cin: std logic;
BEGIN
 x <= '0', '1' after 50 ns, '0' after 100 ns; --Test Input
 y <= '1', '1' after 50 ns, '0' after 100 ns;
 Cin <= '0', '1' after 50 ns;
 UUT ADDER: adder full PORT MAP(x, y, Cin, Sum, Cout);
END:
CONFIGURATION adder full to cfg OF adder full to IS
      FOR adder_full_tb_arch END FOR;
END CONFIGURATION;
```

#### VHDL Simulator: test bench

```
Unix> vhdlan -NOEVENT adder full.vhd
Unix> vhdlan -NOEVENT adder full tb.vhd
Unix> scs adder full tb cfg
# Is
ADDER_FULL_TB STANDARD ATTRIBUTES
STD LOGIC 1164 KERNEL
#cd ADDER FULL TB
# Is
                  _P2 ADDER FULL Y
SUM
         P0
                 UUT ADDER X
COUT
         P1
                                       CIN
# Is -t
                OUT PORT type = STD LOGIC
SUM
                OUT PORT type = STD LOGIC
COUT
UUT ADDER COMPONENT INSTANTIATION ADDER FULL
COMPONENT
                          type = STD LOGIC
                SIGNAL
```


## VHDL Simulator: run 10 ns





## VHDL Simulator: run 60 ns (go passed 50ns)





## VHDL Simulator GUI: scirocco





Unix command: scirocco <vhdl\_configuration\_name> &

- Starts the VHDL GUI version of scs simulator
- Does everything scs does via menus
- Use the trace command to view signals
  - First mark the variable with the mouse
  - Then traces -> signals

## Assignment #3 (1/3)



a) Test the vhdl code of assignment #2.3 1-bit alu and then run it using vhdlan and vhdlsim. Write a two useful test cases for each function (i.e. show one with carry and another without carry). Hand in the source files and session using the Unix script command (see next page).

<u>function</u> f	ALU bit operation ————————————————————————————————————
000	$S = 0$ ; Cout = 0 $\longrightarrow$ y $C_{out}$
001	S = x
010	S = y; Cout =1;
011	S = Cin; Cout = x
100	S = x OR y; Cout=x;
101	S = x AND y; Cout=x;
110	(Cout, S) = x + y + Cin; (component)
111	(Cout, S) = full subtractor (component)

## Assignment #3 (2/3)



- 1) logon...
- 2) /usr/bin/script assign3\_a.txt

```
cp /local/eda/synopsys_setup $HOME (synopsys_setup should be in your home dir)
```

- 3) source synopsys\_setup (this will create a SYNOPSYS directory at first time)
- 4) cd ~/SYNOPSYS
- 6) cat alu\_bit.vhd
- 7) vhdlan –NOEVENT alu\_bit.vhd
- 8) scs alu\_bit\_cfg
- 9) ...test bench commands "assign", "Is -v", ...
- **10)** quit
- **11)** quit
- 12) lpr assign3\_a.txt

## Assignment #3 (3/3)

- b) Write a vhdl test bench to the vhdl code of 3a 1-bit alu and then run it using vhdlan and vcs. Use the same test cases from part a. Hand in the source files and session using the Unix script command as follows:
  - 1) **logon...**
  - 2) /usr/bin/script assign3\_b.txt
  - 3) cp /local/eda/synopsys\_setup \$HOME
  - 4) source synopsys\_setup
  - 5) cd ~/SYNOPSYS
  - 6) cat alu bit.vhd
  - 7) cat alu\_bit\_tb.vhd
  - 8) vhdlan -NOEVENT alu\_bit.vhd
  - 9) vhdlan -NOEVENT alu\_bit\_tb.vhd
  - 10) scs alu\_bit\_tb\_cfg
  - 11) ....NO "assign" commands
  - **12)** quit
  - 13) quit
  - 14) Ipr assign3\_b.txt



