
EECS 317 Computer





Gated-Clock SR Flip-Flop (Latch Enable)




Latches require that during the gated-clock the data must also be stable (i.e. S and R) at the same time

Suppose each gate was 5ns: how long does the clock have to be enabled to latch the data?

Answer: 15ns

Structural SR Flip-Flop (Latch)





NAND

R	S	Q_{n+1}
0	0	U
0	1	1
1	0	0
1	1	Q_n

ENTITY Latch IS


PORT(R, S: IN std_logic; Q, NQ: OUT std_logic); END ENTITY;

ARCHITECTURE latch_arch OF Latch IS BEGIN

Q <= R NAND NQ; NQ <= S NAND Q;

END ARCHITECTURE;

Inferring Behavioral Latches: Asynchronous



Sensitivity list of signals:

Every time a change of state or event occurs on these signals this process will be called

ARCHITECTURE Latch2_arch OF Latch IS BEGIN

Sequential Statements

```
PROCESS (R, S) BEGIN

IF R= '0' THEN

Q <= '1'; NQ<='0';

ELSIF S='0' THEN


Q <= '0'; NQ<='1';

END IF;

END PROCESS;

END ARCHITECTURE;
```

Gated-Clock SR Flip-Flop (Latch Enable)



ARCHITECTURE Latch_arch OF GC_Latch IS BEGIN PROCESS (R, S, LE) BEGIN

```
IF LE='1' THEN

IF R= '0' THEN

Q <= '1'; NQ<='0';

ELSIF S='0' THEN


Q <= '0'; NQ<='1';

END IF;

END IF;
```

END PROCESS; END ARCHITECTURE;

Rising-Edge Flip-flop



Rising-Edge Flip-flop logic diagram




Figure 6.24 Megative edge-triggered D flip-flip when clock is:

Inferring D-Flip Flops: Synchronous



ARCHITECTURE Dff_arch OF Dff IS BEGIN

Notice the Process does <u>not</u> contain D: PROCESS(Clock, D)

Sensitivity lists contain signals used in conditionals (i.e. IF)

PROCESS (Clock) BEGIN

IF Clock'EVENT AND Clock='1' THEN

 $Q \leq D;$


END IF;

END PROCESS;

END ARCHITECTURE;

Clock'EVENT is what distinguishes a D-FlipFlip from a Latch

Inferring D-Flip Flops: rising_edge



Inferring D-Flip Flops: Asynchronous Reset





ARCHITECTURE dff_reset_arch OF dff_reset IS BEGIN

PROCESS (Clock, Reset) BEGIN

```
IF Reset= '1' THEN -- Asynchronous Reset
Q <= '0'
```

ELSIF rising_edge(Clock) THEN --Synchronous
Q <= D;</pre>

END IF; END PROCESS;

END ARCHITECTURE;

Inferring D-Flip Flops: Synchronous Reset

```
PROCESS (Clock, Reset) BEGIN
      IF rising edge(Clock) THEN
                                      Synchronous Reset
            IF Reset='1' THEN
                  Q <= '0'
                                      Synchronous FF
            ELSE
                  Q \leq D:
            END IF;
      END IF;
END PROCESS;
PROCESS (Clock, Reset) BEGIN
                                      Asynchronous Reset
      IF Reset='1' THEN
                                      Synchronous FF
            Q <= '0'
      ELSIF rising edge(Clock) THEN
            Q \leq D:
      END IF;
END PROCESS;
                                                         EECS 316
```

D-Flip Flops: Asynchronous Reset & Preset





```
PROCESS (Clock, Reset, Preset) BEGIN
      IF Reset='1' THEN --highest priority
            Q <= '0';
      ELSIF Preset='1' THEN
             Q <= '0';
      ELSIF rising edge(Clock) THEN
            Q \leq D;
      END IF;
END PROCESS;
```


VHDL clock behavioral component



```
ENTITY clock_driver IS
         GENERIC (Speed: TIME := 5 ns);
         PORT (Clk: OUT std_logic);
END;
```

```
ARCHITECTURE clock driver arch OF clock_driver IS
     SIGNAL Clock: std logic := '0';
BEGIN
     Clk <= Clk XOR '1' after Speed;
      Clock <= Clk;
END ARCHITECTURE;
CONFIGURATION clock_driver_cfg OF clock_driver IS
      FOR clock driver arch END FOR;
END CONFIGURATION;
```

Synchronous Sequential Circuit



Issues: Specification, design, clocking and timing

Abstraction: Finite State Machine

- A Finite State Machine (FSM) has:
 - K states, $S = \{s_1, s_2, ..., s_K\}$, initial state s_1
 - N inputs, $I = \{i_1, i_2, ..., i_N\}$
 - M outputs, O = $\{o_1, o_2, ..., o_M\}$
 - Transition function T(S, I) mapping each current state and input to a next state
 - Output function O(S) mapping each current state to an output
- Given a sequence of inputs the FSM produces a sequence of outputs which is dependent on s₁, T(S, I) and O(S)


FSM Representations

State Transition Graph

Inputs: 0 1 0

Outputs: 00


State Transition Table




	O(S)
s ₁	00
s ₂	10
s ₃	11

Moore Machines

 So far we considered Moore machines where the output O is a function of only the current state Q



Moore FSM State Transition Graph




Simple Design Example

 Design a FSM that outputs a 1 if and only if the number of 1's in the input sequence is odd

```
ÇΙ
ENTITY FSM_Parity IS
      PORT (i1:
                         IN
                               std logic;
                         OUT
                               std_logic;
                               std_logic; --Clock
                         IN
                               std logic --Reset
             RST:
                         IN
); END;
```

- State Encoding is sequentially done by VHDL
 TYPE FSMStates IS (s1, s2); --s1=0, s2=1
 SIGNAL State, NextState: FSMStates;




- State Encoding: Choose a <u>unique</u> binary code for each s_i so the combinational logic can be specified
 - Choose $s_1 = 0$ and $s_2 = 1$
 - Choose $s_1 = 1$ and $s_2 = 0$
- The non-sequential case requires the following ATTRIBUTE FSMencode: string; ATTRIBUTE FSMencode of FSMStates: TYPE IS "1 0";

Simple Design Example

```
PROCESS (State, i1) BEGIN

CASE State IS

WHEN s1 => if i1='1' then NextState <= s2;
else NextState <= s1; end if;
WHEN s2 => if i1='1' then NextState <= s1;
else NextState <= s2; end if;
WHEN OTHERS => NextState <= NextState;
END CASE;
END PROCESS;
```



FSM Controller: Current State Process

```
ARCHITECTURE FSM_Parity_arch OF FSM_Parity IS
 TYPE FSMStates IS (s1, s2);
 SIGNAL
             State, NextState: FSMStates;
BEGIN
 PROCESS (State, i1) BEGIN
  CASE State IS
      WHEN s1 => if i1='1' then NextState <= s2;
                            else NextState <= s1; end if;
      WHEN s2 => if i1='1' then NextState <= s1;
                            else NextState <= s2; end if;
      WHEN OTHERS => NextState <= NextState;
  END CASE;
 END PROCESS:
 WITH State SELECT
      o1 <= '0' WHEN s1,
             '1' WHEN s2,
             '1' WHEN OTHERS; -- X, L, W, H, U
```

Alternative: less coding

```
ARCHITECTURE FSM_Parity_arch OF FSM_Parity IS
 TYPE
         FSMStates IS (s1, s2);
 SIGNAL State, NextState: FSMStates;
BEGIN
 PROCESS (State, i1) BEGIN
  CASE State IS
       WHEN s1 => if i1='1' then
                                   NextState <= s2;</pre>
                                   NextState <= $1;
                             else
                     end if;
                     o1 <= '0';←
       WHEN s2 =  if i1='1' then
                                   NextState <=
                                   NextState <= s2;
                             else
                     end if;
                     o1 <= '1';
       WHEN OTHERS =>
                     o1 <= '1'; NextState <= NextState;
  END CASE;
 END PROCESS;
```

Important Note:
every input to
the state
machine must be
in the PROCESS
sensitivity list

Important Note: every WHEN must assign the same set of signals: i.e. **NextState** and o1. if you miss one assignment latches will show up!

FSM controller: NextState Process

END FOR;

END CONFIGURATION:




```
PROCESS (CLK, RST) BEGIN
     IF RST='1' THEN -- Asynchronous Reset
           State <= s1;
     ELSIF rising edge(CLK) THEN
           State <= NextState:
     END IF;
 END PROCESS;
END ARCHITECTURE;
CONFIGURATION FSM_Parity_cfg OF FSM_Parity IS
     FOR FSM Parity arch
```

EECS 316

Logic Implementations

Synthesis

Choose $s_1 = 0$ and $s_2 = 1$




Choose $s_1 = 1$ and $s_2 = 0$

ୁi ₁ ଜ	ם	_		. 7
0 1	1	Q	01	'1, ¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬¬
0 1	0	1	0	0 ₁ -0 Q 1
0 0	0	0	1	· \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
1 0	1			لمًا

Coke Machine Example


- Coke costs \$.10
- Only nickels and dimes accepted
- FSM inputs:
 - 5: Nickel
 - 10: Dime
 - Coke: Give me a coke
 - Return: Give me my money back
- FSM outputs:
 - Drop: Drop a coke
 - Ret5: Return \$.05
 - Ret10: Return \$.10



Coke Machine State Diagram


Assumption: At most one input among Coke, 5, 10, and Return is asserted

* represents all unspecified transitions from state



Does this work?

Coke Machine Diagram - II



After Return input, any input in the next cycle is ignored!

Assignment #6



- a) Write the VHDL synchronous code (no latches!) and test bench for the coke II machine. Note: the dc_shell synthesis analyze command will tell you if you inferred latches. Hand code and simulation using the Unix script command.
- b) Synthesize the your design and hand in the logic diagram, Unix script include cell, area, timing report.