

## FOC Transformations v4.2 User Guide

### Introduction [\(Ask a Question\)](#)

In a three-phase motor, the sum of three phase voltages or currents at any instant is equal to zero. Hence, it is sufficient to have only two currents or voltages to represent the motor behavior. However, the actual three-phase quantities are displaced by  $120^\circ$  and therefore, they are not completely decoupled. In order to decouple the two-phases that are used to represent the motor dynamics, Clarke transformation is applied to a, b, c phases to transform them to alpha-beta vectors. Clarke transform preserves the magnitude vectors while transforming them from three-phase a, b, c to two-phase alpha-beta. Similarly, inverse clarke transformation is used to convert alpha-beta to a, b, c components because the motor needs actual three-phase voltages to be applied to its stator terminals.

When the motor is rotating, alpha-beta quantities appear as sinusoidal quantities whose frequency depends on the speed of the motor and the number of motor poles. It is easier to control DC quantities than time-varying sinusoidal quantities, because of which, Park transformation is used to transform time-varying alpha-beta vectors to constant d-q vectors. This is called transforming from stator reference frame to rotor reference frame. After the d-q vectors are controlled to get the required motor dynamics, they have to be transformed back to stator reference frame using inverse park transformation.

### Summary [\(Ask a Question\)](#)

<b>Core Version</b>	This document applies to Field Oriented Control (FOC) Transformations v4.2.
<b>Supported Device Families</b>	<ul style="list-style-type: none"> <li>• PolarFire® SoC</li> <li>• PolarFire</li> <li>• RTG4™</li> <li>• IGLOO® 2</li> <li>• SmartFusion® 2</li> </ul>
<b>Supported Tool Flow</b>	Requires Libero® SoC v11.8 or later releases.
<b>Licensing</b>	Complete encrypted RTL code is provided for the core, enabling the core to be instantiated with SmartDesign. Simulation, Synthesis, and Layout is performed with Libero software. FOC Transformations is licensed with encrypted RTL that must be purchased separately. For more information, see <a href="#">FOC Transformations</a> .

### Features [\(Ask a Question\)](#)

FOC Transformations has the following key features:

- Computes clarke, inverse clarke, park, and inverse park transformations
- To reduce the resource count, only one math block is shared by all the transformations

### Implementation of IP Core in Libero Design Suite [\(Ask a Question\)](#)

IP core must be installed to the IP Catalog of the Libero® SoC software. This is done automatically through the IP Catalog update function in the Libero SoC software, or the IP core can be manually downloaded from the catalog.

---

---

Once the IP core is installed in the Libero SoC software IP Catalog, the core can be configured, generated, and instantiated within the SmartDesign tool for inclusion in the Libero project list.

## Device Utilization and Performance [\(Ask a Question\)](#)

---

The following table lists the device utilization used for FOC Transformations.

**Table 1. FOC Transformations Utilization**

Device Details		Resources		Performance (MHz)	RAMs		Math Blocks	Chip Globals
Family	Device	LUTs	DFF		LSRAM	μSRAM		
PolarFire® SoC	MPFS250T	628	368	200	0	0	1	0
PolarFire	MPF300T	689	368	200	0	0	1	0
SmartFusion® 2	M2S150	673	370	150	0	0	1	0



**Important:**

1. The data in this table is captured using typical synthesis and layout settings. CDR reference clock source was set to **Dedicated** with other configurator values unchanged.
2. Clock is constrained to 200 MHz while running the timing analysis to achieve the performance numbers.

---

---

## Table of Contents


---

Introduction.....	1
Summary.....	1
Features.....	1
Implementation of IP Core in Libero Design Suite.....	1
Device Utilization and Performance.....	2
1. Functional Description.....	4
1.1. Clarke Transformation.....	4
1.2. Inverse Clarke Transformation.....	5
1.3. Park Transformation.....	6
1.4. Inverse Park Transformation.....	7
2. FOC Transformations Parameters and Interface Signals.....	8
2.1. Configuration Settings.....	8
2.2. Input and Output Signals.....	8
3. Timing Diagrams.....	10
4. Testbench.....	11
4.1. Simulation.....	11
5. Revision History.....	13
Microchip FPGA Support.....	14
Microchip Information.....	14
The Microchip Website.....	14
Product Change Notification Service.....	14
Customer Support.....	14
Microchip Devices Code Protection Feature.....	14
Legal Notice.....	15
Trademarks.....	15
Quality Management System.....	16
Worldwide Sales and Service.....	17

## 1. Functional Description [\(Ask a Question\)](#)

This section describes the implementation details of the FOC Transformations block implemented in the SmartFusion® 2 System-on-Chip (SoC) Field Programmable Gate Array (FPGA) device.

**Figure 1-1. FOC Transformations Block Diagram**



The FOC Transformations block consists of four transformation blocks (clarke, inverse clarke, park, and inverse park), which share a common math block, which perform addition, subtraction, and multiplication. The entire system is synchronized with a system clock, which is available at `sys_clk_i`.

Each computation is triggered by a rising edge at the start input signal (`start_clarke_i`, `start_park_i`, `start_ipark_i`, and `start_iclarke_i`) and a rising edge on the corresponding done signal (`clarke_done_o`, `park_done_o`, `iclarke_done_o`, and `ipark_done_o`) that indicates the completion of the computation.

The clarke computation is triggered by a rising edge at the `start_clarke_i` input, and the inputs `ia_i` and `ib_i` are sampled at this time. At the end of the computation, the outputs `ialpha_o` and `ibeta_o` are valid when the `clarke_done_o` signal goes high.

The park computation is triggered by a rising edge at the `start_park_i` input, and the inputs `ialpha_i` and `ibeta_i` are sampled at this time. At the end of the computation, the outputs `id_o` and `iq_o` are valid when the `park_done_o` signal goes high.

The inverse park computation is triggered by a rising edge at the `start_ipark_i` input, and the inputs `vq_i` and `vd_i` are sampled at this time. At the end of the computation, the outputs `valpha_o` and `vbeta_o` are valid when the `ipark_done_o` signal goes high.

The inverse clarke computation is triggered by a rising edge at the `start_iclarke_i` input, and the inputs `valpha_i` and `vbeta_i` are sampled at this time. At the end of the computation, the outputs `va_o`, `vb_o` and `vc_o` are valid when the `iclarke_done_o` signal goes high.


### Note:

The math block is shared by each computation block, and so, only one computation should be triggered at a time.

### 1.1 Clarke Transformation [\(Ask a Question\)](#)

The three-phase quantities are translated from the three-phase reference frame to the two-axis orthogonal stationary reference frame using Clarke transformation, as shown in the following figure.

Figure 1-2. Clarke and Inverse Clarke Computation



The general equation for Clarke transformation is:

$$\begin{bmatrix} \alpha \\ \beta \end{bmatrix} = \frac{2}{3} \begin{bmatrix} 1 & -\frac{1}{2} & -\frac{1}{2} \\ 0 & \frac{\sqrt{3}}{2} & -\frac{\sqrt{3}}{2} \end{bmatrix} \begin{bmatrix} a \\ b \\ c \end{bmatrix}$$

$$\alpha = \frac{2}{3}a - \frac{1}{3}b - \frac{1}{3}c$$

Where,

a, b, and c are three-phase quantities and  $\alpha$  and  $\beta$  are two-phase orthogonal quantities.

Using  $a + b + c = 0$ , simplify the equations.

$$\alpha = a$$

$$\beta = \frac{a + 2b}{\sqrt{3}}$$

## 1.2 Inverse Clarke Transformation [\(Ask a Question\)](#)

The transformation from a two-axis orthogonal stationary reference frame to a three-phase stationary reference frame is accomplished using inverse clarke transformation, as shown in [Figure 1-2](#). The inverse clarke transformation is expressed by the following equations:

$$\begin{bmatrix} a \\ b \\ c \end{bmatrix} = \frac{2}{3} \begin{bmatrix} 1 & 0 \\ -\frac{1}{2} & \frac{\sqrt{3}}{2} \\ -\frac{1}{2} & -\frac{\sqrt{3}}{2} \end{bmatrix} \begin{bmatrix} \alpha \\ \beta \end{bmatrix}$$

$$a = \alpha$$

$$b = -\frac{1}{2}\alpha + \frac{\sqrt{3}}{2}\beta$$

$$c = -\frac{1}{2}\alpha - \frac{\sqrt{3}}{2}\beta$$

### 1.3 Park Transformation [\(Ask a Question\)](#)


Park transformation, transforms quantities from stationary reference frame to rotating reference frame. As the rotor rotates, the rotor flux rotates in space and it is the position of the flux vector that is taken as reference for transformation. The park transformation is expressed by the following equations.

$$d = \alpha \times \cos\theta + \beta \times \sin\theta$$

$$q = -\alpha \times \sin\theta + \beta \times \cos\theta$$

Where,  $\theta$  is rotor flux angular position, as shown in the following figure.

**Figure 1-3. Park and Inverse Park Computation**



## 1.4 Inverse Park Transformation [\(Ask a Question\)](#)

Inverse park transformation, transforms vectors from rotating reference frame to stationary reference frame. The same angle that is used for Park transformation is generally used for inverse park transformation. The inverse park transformation is expressed by the following equations.

$$\alpha = d \times \cos \theta - q \times \sin \theta$$

$$\beta = d \times \sin \theta + q \times \cos \theta$$

## 2. FOC Transformations Parameters and Interface Signals [\(Ask a Question\)](#)

This section discusses the parameters in the FOC Transformations GUI configurator and I/O signals.

### 2.1 Configuration Settings [\(Ask a Question\)](#)

The following table lists the description of the configuration parameters used in the hardware implementation of FOC Transformations. These are generic parameters that are customizable as per the requirement of the application.

**Table 2-1. Configuration Parameters**

Signal Name	Description
g_NO_MCYCLE_PATH	The number of clock delays required before the multiplication product ready signal is asserted.

### 2.2 Input and Output Signals [\(Ask a Question\)](#)

The following table lists the input and output ports of FOC Transformations.

**Table 2-2. Inputs and Outputs of FOC Transformations**

Signal Name	Direction	Description
reset_i	Input	Active low asynchronous reset signal
sys_clk_i	Input	System clock
start_clarke_i	Input	Start signal for Clarke computation should be high for one system clock cycle
ia_i	Input	Phase A current input for Clarke computation
ib_i	Input	Phase B current input for Clarke computation
start_park_i	Input	Start signal for Park computation should be high for one system clock cycle
alpha_i	Input	Alpha-axis current input for Park computation
beta_i	Input	Beta-axis current input for Park computation
theta_i	Input	Angle value for park and inverse park computation
start_ipark_i	Input	Start signal for inverse park computation should be high for one system clock cycle
vq_i	Input	Q-axis voltage input for inverse park computation
vd_i	Input	D-axis voltage input for inverse park computation
start_clarke_i	Input	Start signal for inverse clarke computation must be high for one system clock cycle
valpha_i	Input	Alpha-axis voltage input for inverse clarke computation
vbeta_i	Input	Beta-axis voltage input for inverse clarke computation
ialpha_o	Output	Alpha-axis current output from clarke computation
ibeta_o	Output	Beta-axis current output from clarke computation
clarke_done_o	Output	Indicates clarke computation is complete and the computation outputs are available. High for one system clock cycle.
id_o	Output	D-axis current output from Park computation
iq_o	Output	Q-axis current output from Park computation



## FOC Transformations Parameters and Interface Signa...

.....continued


Signal Name	Direction	Description
park_done_o	Output	Indicates Park computation is complete and the computation outputs are available. High for one system clock cycle.
va_o	Output	A-phase voltage output from inverse clarke computation
vb_o	Output	B-phase voltage output from inverse clarke computation
vc_o	Output	C-phase voltage output from inverse clarke computation
iclarke_done_o	Output	Indicates inverse clarke computation is complete and the computation outputs are available. High for one system clock cycle.
valpha_o	Output	Alpha-axis voltage output from inverse park computation
vbeta_o	Output	Beta-axis voltage output from inverse park computation
ipark_done_o	Output	Indicates inverse park computation is complete and the computation outputs are available. High for one system clock cycle.

## 3. Timing Diagrams [\(Ask a Question\)](#)

This section discusses FOC Transformations timing diagram.

The following figure shows the timing diagram of FOC Transformations.

**Figure 3-1. FOC Transformations Timing Diagram**



## 4. Testbench [\(Ask a Question\)](#)

A unified testbench is used to verify and test FOC Transformations called as user testbench. Testbench is provided to check the functionality of the FOC Transformations IP.

### 4.1 Simulation [\(Ask a Question\)](#)


The following steps describe how to simulate the core using the testbench:

1. Open the Libero SoC application, click **Catalog** tab, expand **Solutions-MotorControl**, double-click **FOC Transforms**, and then click **OK**. The documentation associated with the IP are listed under **Documentation**.



**Important:** If you do not see the **Catalog** tab, navigate to **View > Windows** menu and click **Catalog** to make it visible.

Figure 4-1. FOC Transformations IP Core in Libero SoC Catalog




2. On the **Stimulus Hierarchy** tab, click the testbench (foc\_transforms\_tb.v), right click and then click **Simulate Pre-Synth Design > Open Interactively**.




**Important:** If you do not see the **Stimulus Hierarchy** tab, navigate to **View > Windows** menu and click **Stimulus Hierarchy** to make it visible.

Figure 4-2. Simulating Pre-Synthesis Design



ModelSim opens with the testbench file as shown in the following figure.

Figure 4-3. ModelSim Simulation Window



**Important:** If the simulation is interrupted due to the runtime limit specified in the .do file, use the `run -all` command to complete the simulation.

## 5. Revision History [\(Ask a Question\)](#)

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

**Table 5-1. Revision History**

Revision	Date	Description
A	03/2023	The following list of changes are made in revision A of the document: <ul style="list-style-type: none"><li>• Migrated the document to the Microchip template.</li><li>• Updated the document number to DS00004921A from 50200607.</li><li>• Added <a href="#">3. Timing Diagrams</a>.</li><li>• Added <a href="#">4. Testbench</a>.</li></ul>
3.0	—	The following is a summary of changes made in this revision: <ul style="list-style-type: none"><li>• Added the IP version to the document title.</li><li>• Removed g_STD_IO_WIDTH configuration parameter from Configuration Parameter section.</li></ul>
2.0	—	Updated Configuration Parameters section.
1.0	—	Revision 1.0 was the first publication of this document.

---

## Microchip FPGA Support [\(Ask a Question\)](#)

---

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at [www.microchip.com/support](http://www.microchip.com/support). Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

## Microchip Information [\(Ask a Question\)](#)

---

### The Microchip Website [\(Ask a Question\)](#)

---

Microchip provides online support via our website at [www.microchip.com/](http://www.microchip.com/). This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### Product Change Notification Service [\(Ask a Question\)](#)

---

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to [www.microchip.com/pcn](http://www.microchip.com/pcn) and follow the registration instructions.

## Customer Support [\(Ask a Question\)](#)

---

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: [www.microchip.com/support](http://www.microchip.com/support)

## Microchip Devices Code Protection Feature [\(Ask a Question\)](#)

---

Note the following details of the code protection feature on Microchip products:

- 
- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
  - Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
  - Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
  - Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

## Legal Notice [\(Ask a Question\)](#)

---

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at [www.microchip.com/en-us/support/design-help/client-support-services](http://www.microchip.com/en-us/support/design-help/client-support-services).

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks [\(Ask a Question\)](#)

---

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICTail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-

---

ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-2114-0

## Quality Management System [\(Ask a Question\)](#)

---

For information regarding Microchip's Quality Management Systems, please visit [www.microchip.com/quality](http://www.microchip.com/quality).



## Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<b>Corporate Office</b> 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: <a href="http://www.microchip.com/support">www.microchip.com/support</a> Web Address: <a href="http://www.microchip.com">www.microchip.com</a>	<b>Australia - Sydney</b> Tel: 61-2-9868-6733 <b>China - Beijing</b> Tel: 86-10-8569-7000 <b>China - Chengdu</b> Tel: 86-28-8665-5511 <b>China - Chongqing</b> Tel: 86-23-8980-9588 <b>China - Dongguan</b> Tel: 86-769-8702-9880 <b>China - Guangzhou</b> Tel: 86-20-8755-8029 <b>China - Hangzhou</b> Tel: 86-571-8792-8115 <b>China - Hong Kong SAR</b> Tel: 852-2943-5100 <b>China - Nanjing</b> Tel: 86-25-8473-2460 <b>China - Qingdao</b> Tel: 86-532-8502-7355 <b>China - Shanghai</b> Tel: 86-21-3326-8000 <b>China - Shenyang</b> Tel: 86-24-2334-2829 <b>China - Shenzhen</b> Tel: 86-755-8864-2200 <b>China - Suzhou</b> Tel: 86-186-6233-1526 <b>China - Wuhan</b> Tel: 86-27-5980-5300 <b>China - Xian</b> Tel: 86-29-8833-7252 <b>China - Xiamen</b> Tel: 86-592-2388138 <b>China - Zhuhai</b> Tel: 86-756-3210040	<b>India - Bangalore</b> Tel: 91-80-3090-4444 <b>India - New Delhi</b> Tel: 91-11-4160-8631 <b>India - Pune</b> Tel: 91-20-4121-0141 <b>Japan - Osaka</b> Tel: 81-6-6152-7160 <b>Japan - Tokyo</b> Tel: 81-3-6880-3770 <b>Korea - Daegu</b> Tel: 82-53-744-4301 <b>Korea - Seoul</b> Tel: 82-2-554-7200 <b>Malaysia - Kuala Lumpur</b> Tel: 60-3-7651-7906 <b>Malaysia - Penang</b> Tel: 60-4-227-8870 <b>Philippines - Manila</b> Tel: 63-2-634-9065 <b>Singapore</b> Tel: 65-6334-8870 <b>Taiwan - Hsin Chu</b> Tel: 886-3-577-8366 <b>Taiwan - Kaohsiung</b> Tel: 886-7-213-7830 <b>Taiwan - Taipei</b> Tel: 886-2-2508-8600 <b>Thailand - Bangkok</b> Tel: 66-2-694-1351 <b>Vietnam - Ho Chi Minh</b> Tel: 84-28-5448-2100	<b>Austria - Wels</b> Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 <b>Denmark - Copenhagen</b> Tel: 45-4485-5910 Fax: 45-4485-2829 <b>Finland - Espoo</b> Tel: 358-9-4520-820 <b>France - Paris</b> Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 <b>Germany - Garching</b> Tel: 49-8931-9700 <b>Germany - Haan</b> Tel: 49-2129-3766400 <b>Germany - Heilbronn</b> Tel: 49-7131-72400 <b>Germany - Karlsruhe</b> Tel: 49-721-625370 <b>Germany - Munich</b> Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 <b>Germany - Rosenheim</b> Tel: 49-8031-354-560 <b>Israel - Ra'anana</b> Tel: 972-9-744-7705 <b>Italy - Milan</b> Tel: 39-0331-742611 Fax: 39-0331-466781 <b>Italy - Padova</b> Tel: 39-049-7625286 <b>Netherlands - Drunen</b> Tel: 31-416-690399 Fax: 31-416-690340 <b>Norway - Trondheim</b> Tel: 47-72884388 <b>Poland - Warsaw</b> Tel: 48-22-3325737 <b>Romania - Bucharest</b> Tel: 40-21-407-87-50 <b>Spain - Madrid</b> Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 <b>Sweden - Gothenberg</b> Tel: 46-31-704-60-40 <b>Sweden - Stockholm</b> Tel: 46-8-5090-4654 <b>UK - Wokingham</b> Tel: 44-118-921-5800 Fax: 44-118-921-5820