Microprocessors & Interfacing

Interrupt (I)

Lecturer: Annie Guo

COMP9032 Week6

Lecture Overview

- Introduction to Interrupt
 - Interrupt system specification
 - Interrupt priority
- Interrupt in AVR
 - Interrupt vector table
 - Interrupt service routine
 - System reset

COMP9032 Week6

CPU Interaction with I/O

Two typical approaches:

- Polling
 - Software queries I/O devices
 - No extra hardware needed
 - Not efficient
 - It takes processor cycles to query a device even if it does not need any service.
- Interrupt
 - I/O devices generate signals to request the services of CPU
 - Need special hardware to implement interrupt services
 - Efficient
 - A signal is generated only if the I/O device needs services from CPU.

COMP9032 Week6

Interrupt System

- An interrupt system implements interrupt services
- It basically performs three tasks:
 - Detecting interrupt event
 - Responding to interrupt
 - Resuming normal programmed task

COMP9032 Week6

Detect Interrupt Event

- Interrupt event
 - Associated with interrupt signal
 - In different forms, including signal levels and edges.
 - Can be multiple and simultaneous
 - There may be many sources to generate an interrupt;
 - A number of interrupts can be generated at the same time.
- Approaches are required to
 - Identify an interrupt event among multiple sources
 - Determine which interrupt to serve if there are multiple simultaneous interrupts

Respond to Interrupt

- Handling interrupt
 - Wait for the current instruction to finish.
 - Acknowledge the interrupting device.
 - Branch to the correct *interrupt service routine* (interrupt handler) to service the interrupting device.

COMP9032 Week6

Resume Normal Task


• Return to the interrupted program at the point it was interrupted.

COMP9032 Week6

Interrupt Process Control

- Interrupts can be enabled or disabled
 - Special cases exist, for example reset
 - Will be covered later
- · Can be controlled in two ways:
 - Software control
 - Allows code to enable and disable selected or all interrupts.
 - Hardware control
 - E.g. disable further interrupts while an interrupt is being serviced

COMP9032 Week6



Interrupt Detection and Ack.

- An interrupt request (IRQ) may occur at any time.
 - It can be represented by signal's rising or falling edges, or high or low levels.
- Signal Conditioning circuit detects the request.
- Interrupt Request Flip-Flop (IRQ-FF) holds the interrupt request until it is acknowledged.
 - When IRQ-FF is set, it generates a pending interrupt signal that goes towards the Sequence Controller.
 - IRQ-FF is reset when the controller acknowledges the interrupt with INTA signal.

COMP9032 Week6

Interrupt Detection and Ack. (cont.)

- Interrupts can be enabled and disabled by software instructions, which is supported by the hardware Interrupt Enable Flip-Flop (INTE-FF).
- When INTE-FF is set, interrupts are enabled and the pending interrupt is passed through the AND gate to the sequence controller.
- The INTE-FF is reset in the following cases:
 - the controller acknowledges the interrupt.
 - the controller is reset.
 - the Disable Interrupt instruction is executed.

COMP9032 Week6

Interrupt Detection and Ack. (cont.)

- An interrupt acknowledge signal is generated by the controller when execution of the current instruction has finished and the controller has detected the IRQ.
 - This resets the IRQ-FF and INTE-FF, and signals the interrupting device that CPU is ready to execute the interrupting device routine.
- At the end of the interrupt service routine, CPU executes a return-from-interrupt instruction.
 - Part of this instruction's job is to set INTE-FF to re-enable interrupts.
- Nested interrupts can happen if the INTE-FF is set during an interrupt service routine
 - An interrupt can therefore interrupt existing interrupts.

Multiple Sources of Interrupt

- To handle multiple sources of an interrupt, the interrupt system must
 - Identify which device has generated the IRQ.
 - Using polling approach
 - · Using vectoring approach
 - Resolve simultaneous interrupt requests
 - · using prioritization schemes.

COMP9032 Week6

Multiple Interrupt Masking

- Masking enables some interrupts and disables others
- Individual disable/enable bit is assigned to each interrupting source.

COMP9032 Week6

Transferring Control to Interrupt Service Routine

- Hardware needs to save the return address.
 - Most processors save the return address on the stack.
- Hardware may also save some registers such as program status register.
 - AVR does not save any register. It is the programmer's responsibility to save program status register and conflict registers.
- The delay from the time the pending IRQ is generated to the time the Interrupt Service Routine (ISR) starts to execute is called interrupt latency.

COMP9032 Week6

Interrupt Service Routine

- A section of code to be executed when the corresponding interrupt is responded by CPU.
- Interrupt service routine is a special function, therefore can be constructed with three parts:
 - Prologue:
 - · Code mainly for saving conflict registers
 - Body:
 - · Code for doing the required task.
 - Epilogue:
 - Code for restoring conflict registers
 - The last instruction is the return-from-interrupt instruction.

Software Interrupt

- Software interrupt is the interrupt generated by software without a hardware-generated-IRQ.
- Software interrupt is typically used to implement system calls in OS.
- Some processors have a special machine instruction to generate software interrupt.
 - SWI in ARM.
- AVR does NOT provide a software interrupt instruction.
 - Programmers can use External Interrupts to implement software interrupts.

COMP9032 Week6

Reset

- Reset is a special interrupt available in most processors (including AVR).
- It is non-maskable.
- Its service function mainly sets the system to the initial state (hence called reset interrupt).
 - No need to deal with conflict registers.

COMP9032 Week6

AVR Interrupts

- Interrupts in AVR basically can be divided into internal and external interrupts
- · Each has a dedicated interrupt vector
 - To be discussed
- Hardware is used to detect interrupt
- To enable an interrupt, two control bits must be set
 - the Global Interrupt Enable bit (I bit) in the Status Register, SREG
 - Using sei instruction
 - the enable bit for that interrupt
- To disable all maskable interrupts, reset the I bit in SREG
 - Using cli instruction
- Priority of interrupts is used to handle multiple simultaneous interrupts
 - To be discussed

COMP9032 Week6

Set Global Interrupt Flag

Syntax: sei

Operands: none

Operation: I ← 1

 Sets the global interrupt flag (I) in SREG. The instruction following SEI will be executed before any pending interrupts.

Words: 1

Cycles: 1

Example:

sei ; set global interrupt enable

sleep ; enter sleep state, waiting for an interrupt

Clear Global Interrupt Flag

Syntax: cli

Operands: none

Operation: I ← 0

Clears the Global interrupt flag in SREG.
 Interrupts will be immediately disabled.

Words: 1

• Cycles: 1

Example:

in r18, SREG ; store SREG value cli ; disable interrupts

; do something very important here

out SREG, r18 ; restore SREG value

Interrupt Response Time

- Basically 4 clock cycles minimum.
 - For saving the Program Counter (2 clock cycles)
 - For jumping to the interrupt routine (2 clock cycles)

COMP9032 Week6

Interrupt Vectors

- Each interrupt has a 4-byte (2-word) interrupt vector, containing an instruction to be executed after CPU has accepted the interrupt.
- The lowest address space in the program memory is, by default, defined as the section for Interrupt Vectors.
- The priority of an interrupt is based on the position of its vector in the program memory
 - The lower the address, the higher the priority level
- RESET has the highest priority

| | - | - | |
|---------------|-----------------------------------|--------------|--|
| Vector No. | Program Address ⁽²⁾ | Source | Interrupt Definition |
| 1 | \$0000 ⁽¹⁾ | RESET | External Pin, Power-on Reset, Brown-out Reset, Watchdog Reset, and JTAG AVR Reset |
| 2 | \$0002 | INT0 | External Interrupt Request 0 |
| 3 | \$0004 | INT1 | External Interrupt Request 1 |
| 4 | \$0006 | INT2 | External Interrupt Request 2 |
| 5 | \$0008 | INT3 | External Interrupt Request 3 |
| 6 | \$000A | INT4 | External Interrupt Request 4 |
| 7 | \$000C | INT5 | External Interrupt Request 5 |
| 8 | \$000E | INT6 | External Interrupt Request 6 |
| 9 | \$0010 | INT7 | External Interrupt Request 7 |
| 10 | \$0012 | PCINT0 | Pin Change Interrupt Request 0 |
| 11 | \$0014 | PCINT1 | Pin Change Interrupt Request 1 |
| 12 | \$0016 ⁽³⁾ | PCINT2 | Pin Change Interrupt Request 2 |
| 13 | \$0018 | WDT | Watchdog Time-out Interrupt |
| 14 | \$001A | TIMER2 COMPA | Timer/Counter2 Compare Match A |
| 15 | \$001C | TIMER2 COMPB | Timer/Counter2 Compare Match B |

| 001E | TIMER2 OVF | Timer/Counter2 Overflow |
|------|--|--|
| | | |
| 0020 | TIMER1 CAPT | Timer/Counter1 Capture Event |
| 0022 | TIMER1 COMPA | Timer/Counter1 Compare Match A |
| 0024 | TIMER1 COMPB | Timer/Counter1 Compare Match B |
| 0026 | TIMER1 COMPC | Timer/Counter1 Compare Match C |
| 0028 | TIMER1 OVF | Timer/Counter1 Overflow |
| 002A | TIMER0 COMPA | Timer/Counter0 Compare Match A |
| 002C | TIMER0 COMPB | Timer/Counter0 Compare match B |
| 002E | TIMER0 OVF | Timer/Counter0 Overflow |
| 0030 | SPI, STC | SPI Serial Transfer Complete |
| 0032 | USART0 RX | USART0 Rx Complete |
| 0034 | USART0 UDRE | USART0 Data Register Empty |
| 0036 | USART0 TX | USART0 Tx Complete |
| 0038 | ANALOG COMP | Analog Comparator |
| | 0020 0022 0024 0026 0028 002A 002C 002E 0030 0032 0034 0036 | TIMER1 COMPA TIMER1 COMPB TIMER1 COMPC TIMER1 COMPC TIMER1 OVF TIMER0 COMPA TIMER0 COMPA TIMER0 COMPB TIMER0 OVF TIMER0 TIMER0 OVF TIMER0 TIMER1 TOMPA |

| 2000A | | |
|----------------------|---|---|
| 6003A | ADC | ADC Conversion Complete |
| 6003C | EE READY | EEPROM Ready |
| 6003E | TIMER3 CAPT | Timer/Counter3 Capture Event |
| 60040 | TIMER3 COMPA | Timer/Counter3 Compare Match A |
| 60042 | TIMER3 COMPB | Timer/Counter3 Compare Match B |
| 60044 | TIMER3 COMPC | Timer/Counter3 Compare Match C |
| 60046 | TIMER3 OVF | Timer/Counter3 Overflow |
| 60048 | USART1 RX | USART1 Rx Complete |
| 6004A | USART1 UDRE | USART1 Data Register Empty |
| 6004C | USART1 TX | USART1 Tx Complete |
| 6004E | TWI | 2-wire Serial Interface |
| 60050 | SPM READY | Store Program Memory Ready |
| 60052 ⁽³⁾ | TIMER4 CAPT | Timer/Counter4 Capture Event |
| 60054 | TIMER4 COMPA | Timer/Counter4 Compare Match A |
| 60056 | TIMER4 COMPB | Timer/Counter4 Compare Match B |
| 60058 | TIMER4 COMPC | Timer/Counter4 Compare Match C |
| | 003E 0040 0042 0044 0046 0048 004A 004C 004E 0050 0052 ⁽³⁾ 0054 | 003E TIMER3 CAPT 0040 TIMER3 COMPA 0042 TIMER3 COMPB 0044 TIMER3 COMPC 0046 TIMER3 OVF 0048 USART1 RX 0040 USART1 UDRE 004C USART1 TX 004E TWI 0050 SPM READY 0052(3) TIMER4 CAPT 0056 TIMER4 COMPB |

| | 1 | i . | 1 |
|----|------------------------|--------------|--------------------------------|
| 46 | \$005A | TIMER4 OVF | Timer/Counter4 Overflow |
| 47 | \$005C ⁽³⁾ | TIMER5 CAPT | Timer/Counter5 Capture Event |
| 48 | \$005E | TIMER5 COMPA | Timer/Counter5 Compare Match A |
| 49 | \$0060 | TIMER5 COMPB | Timer/Counter5 Compare Match B |
| 50 | \$0062 | TIMER5 COMPC | Timer/Counter5 Compare Match C |
| 51 | \$0064 | TIMER5 OVF | Timer/Counter5 Overflow |
| 52 | \$0066 ⁽³⁾ | USART2 RX | USART2 Rx Complete |
| 53 | \$0068 ⁽³⁾ | USART2 UDRE | USART2 Data Register Empty |
| 54 | \$006A ⁽³⁾ | USART2 TX | USART2 Tx Complete |
| 55 | \$006C ⁽³⁾ | USART3 RX | USART3 Rx Complete |
| 56 | \$006E ⁽³⁾⁾ | USART3 UDRE | USART3 Data Register Empty |
| 57 | \$0070 ⁽³⁾ | USART3 TX | USART3 Tx Complete |

Interrupt Process

- · When an interrupt service occurs,
 - the Global Interrupt Enable I-bit is cleared and
 - all interrupts are disabled.
- The user software can set the I-bit to allow nested interrupts
- The I-bit is automatically set
 - when a Return from Interrupt instruction, reti, is executed.
- When the AVR exits from an interrupt, it will always return to the main program and execute one more instruction before any pending interrupt is served.
 - The Reset interrupt is an exception

COMP9032 Week6

Initialization of Interrupt Vector Table (IVT) in Mega2560

- Typically an interrupt vector contains
 - a branch instruction (*jmp* or *rjmp*) that branches to the first instruction of the interrupt service routine, or
 - simply reti (return-from-interrupt) if you don't need to handle this interrupt.

COMP9032 Week6

Example of IVT Initialization in Mega2560

```
.include "m2560def.inc"
.cseg
.org 0x0000
; first vector -----
    rjmp RESET
                             ; Jump to the start of Reset interrupt service routine
                             ; Relative jump is used if RESET is not far
                             ; to make the vector 4 bytes.
    nop
;second vector ----
   jmp IRQ0
                             ; Long jump is used assuming IRQ0 is very far away
; third vector -----
                             ; Return to the break point (No handling for this interrupt).
    reti
RESET:
                             ; The interrupt service routine for RESET starts here.
IRQ0:
                             ; The interrupt service routine for IRQ0 starts here.
```

COMP9032 Week6

RESET in Mega2560

- The ATmega2560 has five sources of reset:
 - Power-on Reset.
 - The MCU is reset when the supply voltage is below the Power-on Reset threshold (VPOT).
 - External Reset.
 - The MCU is reset when a low level is present on the RESET pin for longer than the minimum pulse length.
 - Watchdog Reset.
 - The MCU is reset when the Watchdog Timer period expires and the Watchdog is enabled.

RESET in Mega2560 (Cont.)

- Brown-out Reset.
 - The MCU is reset when the supply voltage VCC is below the Brown-out Reset threshold (VBOT) and the Brownout Detector is enabled.
- JTAG AVR Reset.
 - The MCU is reset as long as there is a logic one in the Reset Register, one of the scan chains of the JTAG system.
- For each reset, there is a flag (bit) in <u>MCU</u> <u>Status Register</u>, MCUSR.
 - These bits are used to determine the source of the RESET interrupt.

COMP9032 Week6

Reading Material

- Chapter 10: Interrupts and Real-Time Events.
 Microcontrollers and Microcomputers by Fredrick M. Cady.
- Mega2560 Data Sheet.
 - System Control and Reset.
 - Interrupts.

COMP9032 Week6

Homework

- 1. Refer to the AVR Instruction Set manual, study the following instructions:
 - Bit operations
 - sei, cli
 - sbi, cbi

COMP9032 Week6