Design of Database Systems with DRAM-only Heterogeneous Memory Architecture

Yifan Qiao

Electrical, Computer and Systems Engineering Department Rensselaer Polytechnic Institute



Database: Driver for Larger Memory

Database: Cornerstone of modern information 21.66 Billion Cloud database market technology infrastructure CAGR - 46.78% **Database Server** (USD Billion) Cache 00's GB~TB 2017 2018 2019 2020 2022 2023 System Performance System Cost Market Research Future 2020 Search for new memory technologies Electrode Ferroelectric GST Filament SiO,

Electrode

Search for New Memory Technologies












BIT COST


RAW RELIABILITY

LATENCY

BANDWIDTH ENDURANCE







- ${\sf x}$ significantly slower than DRAM
- x Only 10⁶ cycling endurance vs. >10¹² DRAM cycling endurance
- x Only ~50% cheaper than today's DRAM

Intel 3DXP Optane DIMM

"Basic Performance Measurements of the Intel Optane DC Persistent Memory Module" 2019

DRAM-only Memory Hierarchy

NVM is widely portrayed as the <u>only hope</u> to tackle the memory wall challenge



This thesis: DRAM-only paradigm to innovate/improve future memory systems

- 1. Very long maturity cycle for any memory technology
 - Little real-world success after 20-years of intensive research on NVM
 - ➤ Huge uncertainty on NVM scalability in terms of speed, cost, and endurance



Have we already exploited the full potential of DRAM?



DRAM-only Memory Hierarchy: Motivation

- 2. Over-hyped NVM cost advantage
 - ➤ All the claims on NVM cost advantage <u>conveniently</u> use today's byte-accessible DRAM as the baseline → misleading conclusion
 - A simple fact: Any memory technology is fundamentally subject to a trade-off between raw reliability and cost



Today's DRAM DIMM

No ECC or weak 8-byte ECC



- ➤ High raw reliability → high cost
- Low data access latency



Unfair comparison



Intel 3DXP Optane DIMM

Strong 256-byte ECC

- ➤ Low raw reliability → low cost
- Long data access latency

DRAM-only Memory Hierarchy: Motivation


Media-agnostic, latency-oblivious CPU-memory interfaces









This thesis: DRAM-only heterogeneous memory hierarchy



DRAM-only Heterogeneous Memory Hierarchy




DRAM-only Heterogeneous Memory Hierarchy



- ☐ Cross-layer research: Hardware-level
 - Develop ECC/compression-centric techniques for block-protected DRAM
 - > Investigate practical implementation of block-protected DRAM controller
 - Implement an FPGA-based OpenCAPI-compliant experimental hardware prototyping platform


DRAM-only Heterogeneous Memory Hierarchy



- ☐ Cross-layer research: Software-level
 - > Study how existing relational database (e.g., MySQL) and NoSQL (e.g., Redis) can effectively utilize the heterogeneous DRAM-only memory system
 - Develop a new in-memory key-value (KV) store that can fully take advantage of the heterogeneous DRAM-only memory system


Initial Research Accomplishment

DRAM-only heterogeneous tiered caching for relational database



Transparent tiered caching


High write IO traffic → lower performance



Proposed coordinated tiered caching



Evaluation: MySQL



(a) Normalized TPS performance, and (b) normalized write throughput