# 1.DISPLAY GUIDELINES

## a. Sample Test Case

MOVC R0,#4000

**MOVC R1,#1** 

MOVC R2,#2

**MOVC R3,#3** 

MOVC R4,#1

ADD R5,R0,R1

SUB R3,R3,R4

CMP R3,R2

BZ #-12

MUL R7,R5,R2

**MOVC R8,#0** 

AND R9,R7,R8

**HALT** 

MOVC R10,#500

MOVC R11,#10

### **b.** Expected Output

CLOCK CYCLE 1	
<ol> <li>Instruction at FETCHSTAGE&gt;</li> <li>Instruction at DECODE_RF_STAGE&gt;</li> <li>Instruction at EXSTAGE&gt;</li> <li>Instruction at MEMORYSTAGE&gt;</li> <li>Instruction at WRITEBACK_STAGE&gt;</li> </ol>	(I0: 4000) MOVC R0,#4000 EMPTY EMPTY EMPTY EMPTY
CLOCK CYCLE 2	
1. Instruction at FETCHSTAGE> 2. Instruction at DECODE_RF_STAGE> 3. Instruction at EXSTAGE> 4. Instruction at MEMORYSTAGE> 5. Instruction at WRITEBACK_STAGE>CLOCK CYCLE 3	EMPTY EMPTY EMPTY
<ol> <li>Instruction at FETCHSTAGE&gt;</li> <li>Instruction at DECODE_RF_STAGE&gt;</li> <li>Instruction at EXSTAGE&gt;</li> <li>Instruction at MEMORYSTAGE&gt;</li> <li>Instruction at WRITEBACK STAGE&gt;</li> </ol>	(I2: 4008) MOVC R2,#2 (I1: 4004) MOVC R1,#1 (I0: 4000) MOVC R0,#4000 EMPTY EMPTY

```
CLOCK CYCLE 4
                                           (I3: 4012) MOVC R3,#3
1. Instruction at FETCH
                      STAGE --->
2. Instruction at DECODE_RF_STAGE --->
                                           (I2: 4008) MOVC R2,#2
3. Instruction at EX
                      STAGE --->
                                           (I1: 4004) MOVC R1,#1
4. Instruction at MEMORY STAGE --->
                                           (I0: 4000) MOVC R0,#4000
5. Instruction at WRITEBACK STAGE --->
                                           EMPTY
CLOCK CYCLE 5
1. Instruction at FETCH
                                           (I4: 4016) MOVC R4,#1
                      STAGE --->
                                           (I3: 4012) MOVC R3,#3
2. Instruction at DECODE RF STAGE --->
3. Instruction at EX
                     STAGE --->
                                           (I2: 4008) MOVC R2,#2
4. Instruction at MEMORY
                      STAGE --->
                                           (I1: 4004) MOVC R1,#1
5. Instruction at WRITEBACK_STAGE --->
                                          (I0: 4000) MOVC R0,#4000
   ======= STATE OF ARCHITECTURAL REGISTER FILE ========
      REG[00]
                         Value = 4000 |
                                           Status = VALID
      REG[01]
                         Value = 1
                                           Status = VALID
      REG[02]
                                           Status = VALID
                         Value = 2
      REG[03]
                         Value = 2
                                           Status = VALID
      REG[04]
                         Value = 1
                                           Status = VALID
                         Value = 4001 |
      REG[05]
                                           Status = VALID
      REG[06]
                         Value = 00
                                           Status = VALID
                         Value = 8002 |
                                           Status = VALID
      REG[07]
      REG[08]
                         Value = 00
                                           Status = VALID
      REG[09]
                         Value = 00
                                           Status = VALID
      REG[10]
                         Value = 00
                                           Status = VALID
                         Value = 00
                                           Status = VALID
      REG[11]
      REG[12]
                         Value = 00
                                           Status = VALID
                                           Status = VALID
      REG[13]
                         Value = 00
                                           Status = VALID
                         Value = 00
      REG[14]
      REG[15]
                         Value = 00
                                           Status = VALID
======= STATE OF DATA MEMORY =========
      MEM[00]
                        Data Value = 00
                        Data Value = 00
      MEM[01]
      MEM[02]
                       Data Value = 00
      MEM[99]
                      Data Value = 00
```

#### c. Solution Without Forwarding

4000	I0	MOVC R0,#4000	1 1	ST/CY	1	2	3	4	5	6	7 :	8	9 1	0 1	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
4004	I1	MOVC R1.#1		F	_	$\overline{}$	$\overline{}$	$\overline{}$	I4 I	_	_	_	_	8 1	_	$\overline{}$	$\overline{}$	I10		16	_	I8	18	I8				_		I12				
4008	I2	MOVC R2,#2		D/RF	-	Ι0	_		I3 I	_	_	_		_	_		$\overline{}$	I9	_	I5	16	I7	T7	T7	I8	I9	_	_		-	_			
4012	I3	MOVC R3,#3		EX	П				I2 I				I	_		_	17	I8			15	Ι6			17	18	19	I10			I11	I12		
4016	I4	MOVC R4.#1		MEM					I1 I				_	_	[6	$\dashv$	$\overline{}$	I7	I8			I5	I6			I7	18	_	I10			_	I12	П
4020	I5	ADD R5,R0,R1		WB				$\overline{}$	IO I	-	_	_	_	5	1	I6			I7	18			<b>I</b> 5	I6			I7	18	19	I10				I12
4024	I6	SUB R3,R3,R4	i '							1		1		+	_	$\neg$																		
4028	17	CMP R3,R2																																
4032	18	BZ #-12	1																															
4036	19	MUL R7,R5,R2																																
4040	I10	MOVC R8,#0																																
4044	I11	AND R9,R7,R8																																
4048	I12	HALT																																
4052	I13	MOVC R10,#500																																
4056	I14	MOVC R11,#10																																
		Stalling																																
		Flushed																																
		Branch taken																																
		Branch not taken																																

## d. Solution With Forwarding

4000	10	MOVC R0,#4000	]	ST/CY	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	
4004	I1	MOVC R1,#1	1	F	I0	I1	I2	Ι3	Ι4	<b>I</b> 5	Ι6	I7	I8	Ι9	I10	I5	I6	I7	I8	Ι9	I10	I11	I12	I13			
4008	I2	MOVC R2,#2	1	D/RF		Ι0	I1	I2	Ι3	<b>I</b> 4	<b>I</b> 5	<b>I</b> 6	<b>I</b> 7	18	I9		<b>I</b> 5	I6	I7	I8	I9	I10	I11	I12			
4012	I3	MOVC R3,#3	]	EX			10	I1	I2	Ι3	<b>I</b> 4	<b>I</b> 5	I6	I7	18			<b>I</b> 5	I6	I7	18	I9	I10	I11	I12		
4016	I4	MOVC R4,#1	]	MEM				Ι0	I1	I2	I3	I4	<b>I</b> 5	I6	I7	18			<b>I</b> 5	I6	I7	18	I9	I10	I11	I12	
4020	I5	ADD R5,R0,R1	]	WB					10	I1	I2	I3	<b>I</b> 4	<b>I</b> 5	I6	I7	18			<b>I</b> 5	I6	I7	18	I9	I10	I11	
4024	<b>I</b> 6	SUB R3,R3,R4																									
4028	I7	CMP R3,R2	]																								
4032	18	BZ #-12	]																								
4036	19	MUL R7,R5,R2	]																								
4040	I10	MOVC R8,#0																									
4044	I11	AND R9,R7,R8																									
4048	I12	HALT																									
4052	I13	MOVC R10,#500																									
4056	I14	MOVC R11,#10																									
		Stalling																									
		Flushed																									
		Branch taken																									
		Branch not taken																									

#### 2. Simulator Functions

- 1. There are four functions simulate(), display(), single\_step() and show\_mem() which needs to be implemented as a part of project.
- 2. There should be second command line argument (simulate/display/single\_step/show\_mem) to distinguish these four functions:
  - a. Second command line argument is "simulate" which only shows State of Unified Physical Register File and Data Memory.

- b. Second command line argument is "display" which shows Instruction Flow with all the states shown above, but DO NOT display State of Unified Physical Register File and Data Memory in each cycle (Note: Display State of Unified Physical Register File and Data Memory only at the end).
- c. Second command line argument is "single\_step" simulation by one cycle and shows Instruction Flow with all the states shown above, but DO NOT display State of Unified Physical Register File and Data Memory in each cycle (Note: Display State of Unified Physical Register File and Data Memory only at the end).
- d. Second command line argument is "show\_mem" which displays the content of a specific memory location, with the address of the memory location specific as an argument to this command.
- 3. There should be third command line argument as "number of cycles" means up to this number of cycles simulation should run and produce output.
- 4. Example with some of these command line arguments while running the program:
  - a. make
  - b. ./apex\_sim input.asm simulate 50
    - i. Simulate for 50 cycles and then show State of Unified Physical Register File and Data Memory at the end of 50 cycles or at the end of program (whichever comes first).
  - a. make
  - c. ./apex\_sim input.asm display 10
    - i. Simulate for 10 cycles and then show Instruction Flow as well as State of Unified Physical Register File and Data Memory at the end of 10 cycles or at the end of program (whichever comes first).
  - d. Make
  - e. ./apex\_sim input.asm single\_step
    - Proceed one cycle and display all the states shown above, but DO NOT display State of Unified Physical Register File and Data Memory in each cycle (Note: Display State of Unified Physical Register File and Data Memory only at the end)

#### 3. SUBMISSION GUIDELINES

In order get your grades as soon as possible and with more feedback, follow these instructions, otherwise points will be deducted:

- 1. (-2 points) Check not to upload a corrupted file (you can download it and test it).
- 2. (-2 points) Submit a .tar.gz file (not a .tar nor .zip nor .rar) which should follow the following naming convention: <lastname>\_<firstname>\_<bnumber>.tar.gz, after unpacking this .tar.gz it should have a directory named <lastname>\_<firstname>\_<bnumber>. Inside of this folder, you should have two folders: a\_part and b\_part where corresponding simulators are located.
- 3. (-2 points) Check your code compile/run on bingsuns2.cc.binghamton.edu.