



THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTium LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE	PROJECT	Altium		
ENG: *					
DSN: *					
CHK: *					
REFERENCE DOCUMENTS		TITLE			
BOM:		★			
ASSY DWG:		SIZE	CAGE CODE	DWG NO.	REV
FAB DWG:		A3			
PCB DWG:		SCALE:	FILE NAME	FPGA.SchDoc	SHEET 2 OF 5

GLITCH




Title		
Size	Number	Revision
A4		
Date:	5-03-2026	Sheet of
File:	G:\Glitching CKT\...\Glitch.SchDoc	Drawn By:

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED









DAC



APPROVALS	DATE	PROJECT	Altium	
ENG: *			Not in version control	
DSN: *		PROJECT REVISION:	DOCUMENT REVISION:	DESIGN ITEM:
CHK: *				
REFERENCE DOCUMENTS		* Not in version control		
BOM:		SIZE	CAGE CODE	DWG NO.
ASSY DWG:		B		
FAB DWG:				
PCB DWG:		SCALE:	FILE NAME	SHEET 4 OF 5
			DAC.SchDoc	

USB

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE	PROJECT	Altium		
ENG: *		PROJECT REVISION: *	DOCUMENT REVISION: *	DESIGN ITEM: *	
DSN: *		TITLE			
CHK: *		★			
REFERENCE DOCUMENTS					
BOM:					
ASSY DWG:		SIZE	CAGE CODE	DWG NO.	REV
FAB DWG:		A3			
PCB DWG:		SCALE:	FILE NAME	USB.SchDoc	SHEET 5 OF 5