Issues: myhdl/myhdl
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Migrate PyPi release to github actions
enhancement
#393
opened Dec 10, 2022 by
davekeeshan
2 of 4 tasks
User Defined code not working (verilog_code/vhdl_code)
enhancement
#384
opened Nov 30, 2022 by
davekeeshan
Few lines of example MyHDL on the website frontpage or in the repo's readme
enhancement
#325
opened Nov 22, 2019 by
sneak
Enhancement request hierarchical conversion
enhancement
help wanted
#282
opened Nov 11, 2018 by
wuye0109
@always does not correctly convert to VHDL
enhancement
help wanted
#262
opened Jun 11, 2018 by
NicoPy
Support for SystemVerilog?
conversion
enhancement
help wanted
#249
opened Feb 22, 2018 by
dj-on-github
Exception printing intbv/modbv with Python3
enhancement
help wanted
#202
opened Nov 9, 2016 by
MarioSchwalbe
ProTip!
Add no:assignee to see everything that’s not assigned.