




Control BUS Connector




Clock Signal Phase 1





Control amplitude of clock signal using a right combination of C4 and R1

Data BUS Connector





Clock Signal Phase 3



Control debouncing threshold of push button using a right combination of C7 and R3


Extra OUTPUT for test



Decoupling Capacitors

Clock Signal Phase 2

Title			
SAP-1 Clock Module			
Size	Number	Revision	
A4		12	
Date:	12/21/2021	Sheet of	
File:	E:\OneDrive - UNED\...\Clock.SchDoc	Drawn By:	



Clock module Rev: 12

