






## Control BUS Connector




## REGISTER SETUP





## Direct Data Output



## OUTPUT Connector




## Data BUS Connector




G1, G2 input control. Set both to LOW to load all bit on inputs into flip-flops

DIR to GND, set data flow direction from B to A



Decoupling Capacitors

M, N output control. Set all to LOW allow driving all outputs to 245.





Project: myCPU Register ABC 8 bit module L

Revision: 3

Date: 05/10/2021

Author: Rafa Hernández









# Bill of Materials

Designator	Description	Value	Q
C1	Electrolytic capacitor 16v/50v	10uF	1
C3, C4, C5	Ceramic or tantalum capacitor	100nF	3
IC1	Non inverting bus transceiver	74LS245	1
IC2, IC3	4-bit D-Type Register with 3 state outputs	74LS173	2
JP1, P1	Pin Header, THT, pitch 2.54mm, Dual Row, Vertical, 16p	16p	2
P2	Pin Header, THT, pitch 2.54mm, Dual Row, Vertical, 32p	32p	1
P3	Socket Header, THT, pitch 2.54mm, Dual Row, Vertical, 24p	24p	1
P4, P5, P6	Pin Header, THT, pitch 2.54mm, Dual Row, Vertical, 8p	8p	3
RN1	Resistor array 8 elements,9 pins	330Ω	1



# Assembly List

Desig.	Description	Value
C1	Electrolytic capacitor 16v/50v	10uF
C3	Ceramic or tantalum capacitor	100nF
C4	Ceramic or tantalum capacitor	100nF
C5	Ceramic or tantalum capacitor	100nF
IC1	Non inverting bus transceiver	74LS245
IC2	4-bit D-Type Register with 3 state outputs	74LS173
IC3	4-bit D-Type Register with 3 state outputs	74LS173
JP1	Pin Header, THT, pitch 2.54mm, Dual Row, Vertical, 16p	16p
P1	Pin Header, THT, pitch 2.54mm, Dual Row, Vertical, 16p	16p
P2	Pin Header, THT, pitch 2.54mm, Dual Row, Vertical, 32p	32p
P3	Socket Header, THT, pitch 2.54mm, Dual Row, Vertical, 24p	24p
P4	Pin Header, THT, pitch 2.54mm, Dual Row, Vertical, 8p	8p
P5	Pin Header, THT, pitch 2.54mm, Dual Row, Vertical, 8p	8p
P6	Pin Header, THT, pitch 2.54mm, Dual Row, Vertical, 8p	8p
RN1	Resistor array 8 elements,9 pins	330Ω