




INPUT Data Connector




CLOCK Section




Decoupling Capacitors

△ This counter, dont need load and allways is counting. So CET, CET is connected to VCC and /PE is connected too.



△ Counts operation goes from QA to QD, QA is less significative bit.


△ Enable only channel 1 (GND)






△ Digit selection must be synchronizing with the decoding addresses A8,A9 and the decode programming, in our case selection goes from Y3 (Dig1) to Y0 (Dig4)

Digit Decoder Address Bits

Unsignd Signal UN



△ "UN" signal sets the behavior of display between 256 or +-128 using the signal as address bit for addressing the decoding block supporting two complements and negative numbers.



Title		
Display 8 Bits Submodule (AT28C64)		
Size	Number	Revision
A4		9
Date:	12/21/2021	Sheet of
File:	E:\OneDrive - UNED\...\DisplayAT28C64	Sheet of

