






## Control BUS Connector




Register board setup. Setting up which are the active signals for the register. Define the register role A, B or C.


## REGISTER SETUP







## Direct Data OUT



## OUTPUT Connector




## Data BUS Connector



Decoupling Capacitors

"74xx" Indicates the use LS (TTL) or HC(CMOS) ICs as your prefer for your build.





**Project:** myCPU Register 8 bit LEFT


**Revision:** 8


**Date:** 27-Feb-24


**Author:** Rafa Hernández















# Bill of Materials

## myCPU Register 8 bit

Description	Value	Q
Electrolytic capacitor 16v/50v	10uF	1
Ceramic or tantalum capacitor	100nF	3
Non inverting bus transceiver	74xx245	1
4-bit D-Type Register with 3 state outputs	74xx173	2
Pin Header, THT, pitch 2.54mm, Dual Row, Vertical, 12p	12p	1
Pin Header, THT, pitch 2.54mm, Dual Row, Vertical, 16p	16p	1
Pin Header, THT, pitch 2.54mm, Dual Row, Vertical, 32p	32p	1
Socket Header, THT, pitch 2.54mm, Dual Row, Vertical, 24p	24p	1
Pin Header, THT, pitch 2.54mm, Dual Row, Vertical, 8p	8p	1



# Assembly List

## myCPU Register 8 bit

Designator	Description	Value
C1	Electrolytic capacitor 16v/50v	10uF
C3	Ceramic or tantalum capacitor	100nF
C4	Ceramic or tantalum capacitor	100nF
C5	Ceramic or tantalum capacitor	100nF
IC1	Non inverting bus transceiver	74xx245
IC2	4-bit D-Type Register with 3 state outputs	74xx173
IC3	4-bit D-Type Register with 3 state outputs	74xx173
JP1	Pin Header, THT, pitch 2.54mm, Dual Row, Vertical, 12p	12p
P1	Pin Header, THT, pitch 2.54mm, Dual Row, Vertical, 16p	16p
P2	Pin Header, THT, pitch 2.54mm, Dual Row, Vertical, 32p	32p
P3	Socket Header, THT, pitch 2.54mm, Dual Row, Vertical, 24p	24p
P4	Pin Header, THT, pitch 2.54mm, Dual Row, Vertical, 8p	8p