

DUAL JK FLIP-FLOP WITH SET AND CLEAR

The SN54/74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level of the J and K inputs will perform according to the Truth Table as long as minimum set-up times are observed. Input data is transferred to the outputs on the HIGH-to-LOW clock transitions.

MODE SELECT — TRUTH TABLE

OPERATING MODE		INP	OUTPUTS			
OPERATING MODE	S _D	C _D	J	K	Q	Q
Set	L	Н	Х	Х	Н	L
Reset (Clear)	Н	L	Χ	Х	L	Н
*Undetermined	L	L	Χ	Х	Н	Н
Toggle	Н	Н	h	h	q	q
Load "0" (Reset)	Н	Н	- 1	h	L	Н
Load "1" (Set)	Н	Н	h	I	Н	L
Hold	Н	Н	I	I	q	q

*Both outputs will be HIGH while both S_D and C_D are LOW, but the output states are unpredictable if S_D and C_D go HIGH simultaneously.


H,h = HIGH Voltage Level

L,I = LOW Voltage Level

X = Immaterial

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the HIGH-to-LOW clock transition


LOGIC DIAGRAM



SN54/74LS76A

DUAL JK FLIP-FLOP WITH SET AND CLEAR

LOW POWER SCHOTTKY



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08




D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

SN54LSXXJ Ceramic SN74LSXXN Plastic SN74LSXXD SOIC

LOGIC SYMBOL



SN54/74LS76A

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits					
Symbol	Parameter		Min	Тур	Max	Unit	Test Conditions	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
VIL	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs	
VIL.	Input LOW Voltage	74			0.8	V		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
Vari	V Outsid HIGH Value	54	2.5	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{II}	
VOH	Output HIGH Voltage	74	2.7	3.5		V	or V _{IL} per Truth Ta	le
Va.	Output LOW Voltage	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$ $V_{IN} = V_{IL} \text{ or } V_{IH}$
VOL		74		0.35	0.5	V	I _{OL} = 8.0 mA per Truth Tabl	
	land HIGH Corners	J, K Clear Clock			20 60 80	μА	$V_{CC} = MAX, V_{IN} = 2.7 \text{ V}$ $V_{CC} = MAX, V_{IN} = 7.0 \text{ V}$	
l IIH	Input HIGH Current	J, K Clear Clock			0.1 0.3 0.4	mA		
Ιμ	Input LOW Current	J, K Clear, Clock			-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Short Circuit Current (Note 1)		-20		-100	mA	V _{CC} = MAX	
Icc	Power Supply Current				6.0	mA	V _{CC} = MAX	

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS ($T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$)

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
fMAX	Maximum Clock Frequency	30	45		MHz	.,,,	
tPLH Clock Clear Set to	Clock, Clear, Set to Output		15	20	ns	$V_{CC} = 5.0 V$ $C_L = 15 pF$	
^t PHL	Clock, Clear, Set to Output		15	20	ns	_ ''	

AC SETUP REQUIREMENTS $(T_A = 25^{\circ}C)$

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tW	Clock Pulse Width High	20			ns	
tW	Clear Set Pulse Width	25			ns	V 50V
t _S	Setup Time	20			ns	V _{CC} = 5.0 V
t _h	Hold Time	0			ns	