

RFG50N06LE, RFP50N06LE, RF1S50N06LESM

Data Sheet October 1999 File Number 4072.3

50A, 60V, 0.022 Ohm, Logic Level N-Channel Power MOSFETs

These N-Channel enhancement mode power MOSFETs are manufactured using the latest manufacturing process technology. This process, which uses feature sizes approaching those of LSI circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, and relay drivers. These transistors can be operated directly from integrated circuits.

Formerly developmental type TA49164.

Ordering Information


PART NUMBER	PACKAGE	BRAND
RFG50N06LE	TO-247	FG50N06L
RFP50N06LE	TO-220AB	FP50N06L
RF1S50N06LESM	TO-263AB	F50N06LE

NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-263AB variant in tape and reel, i.e. RF1S50N06LESM9A.

Features


- 50A, 60V
- $r_{DS(ON)} = 0.022\Omega$
- Temperature Compensating PSPICE[®] Model
- · Peak Current vs Pulse Width Curve
- · UIS Rating Curve
- 175°C Operating Temperature
- · Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol




Packaging

JEDEC STYLE TO-247




1

JEDEC TO-220AB



JEDEC TO-263AB



RFG50N06LE, RFP50N06LE, RF1S50N06LESM

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

RFG50N06LE, RFP50N06LE,		
RF1S50N06LESM	UNITS	
60	V	
60	V	
±10	V	
50	Α	
Refer to Peak Current Curve		
Refer to UIS Curve		
142	W	
0.95	W/oC	
-55 to 175	oC	
300	°С	
260	oC	
	RF1S50N06LESM 60 60 ±10 50 Refer to Peak Current Curve Refer to UIS Curve 142 0.95 -55 to 175	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $150^{\circ}C$.

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	I _D = 250μA, V _{GS} =	60	-	-	V	
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = 250\mu A$, Figure 12		1	-	3	V
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 55V, V_{GS} = 0V$ $V_{DS} = 50V, V_{GS} = 0V, T_{C} = 150^{\circ}C$		-	-	1	μΑ
				-	-	250	μΑ
Gate to Source Leakage Current	I _{GSS}	$V_{GS} = \pm 10V$		-	-	10	μΑ
Drain to Source On Resistance (Note 2)	r _{DS(ON)}	I _D = 50A, V _{GS} = 5V, Figure 11		-	-	0.022	Ω
Turn-On Time	t _{ON}	$\begin{aligned} & V_{DD} = 30 \text{V, } I_{D} = 50 \text{A,} \\ & R_{L} = 0.6 \Omega, V_{GS} = 5 \text{V,} \\ & R_{GS} = 2.5 \Omega \\ & \text{Figures 10, 18, 19} \end{aligned}$		-	-	230	ns
Turn-On Delay Time	t _{d(ON)}			=	20	-	ns
Rise Time	t _r			-	170	-	ns
Turn-Off Delay Time	t _{d(OFF)}			-	48	-	ns
Fall Time	t _f			-	90	-	ns
Turn-Off Time	tOFF			-	-	165	ns
Total Gate Charge	Q _{g(TOT)}	$V_{GS} = 0V \text{ to } 10V$	V _{DD} = 48V,	-	96	120	nC
Gate Charge at 5V	Q _{g(5)}	$V_{GS} = 0V \text{ to } 5V$	I_D = 50A, R_L = 0.96Ω Figures 21, 21	-	57	70	nC
Threshold Gate Charge	Q _{g(TH)}	V _{GS} = 0V to 1V		-	2.2	2.7	nC
Input Capacitance	C _{ISS}	V _{DS} = 25V, V _{GS} = 0V, f = 1MHz Figure 14		-	2100	-	pF
Output Capacitance	Coss			-	600	-	pF
Reverse Transfer Capacitance	C _{RSS}			-	230	-	pF
Thermal Resistance Junction to Case	$R_{\theta JC}$			-	-	1.05	oC/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	TO-247		-	-	30	°C/W
		TO-220AB and TO)-263AB	-	-	80	°C/W

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V _{SD}	I _{SD} = 45A	-	-	1.5	V
Diode Reverse Recovery Time	t _{rr}	$I_{SD} = 45A$, $dI_{SD}/dt = 100A/\mu s$	-	-	125	ns

NOTES:

- 2. Pulse test: pulse width $\leq 80\mu s,$ duty cycle $\leq 2\%.$
- 3. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA





FIGURE 5. PEAK CURRENT CAPABILITY

RFG50N06LE, RFP50N06LE, RF1S50N06LESM

Typical Performance Curves Unless Otherwise Specified (Continued)



NOTE: Refer to Intersil Application Notes AN9321 and AN9322 FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING




FIGURE 8. TRANSFER CHARACTERISTICS




FIGURE 10. SWITCHING TIME vs GATE RESISTANCE




FIGURE 7. SATURATION CHARACTERISTICS




FIGURE 9. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 11. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 12. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 14. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE





FIGURE 13. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE



NOTE: Refer to Intersil Application Notes AN7254 and AN7260.

FIGURE 15. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

Test Circuits and Waveforms




FIGURE 16. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 17. UNCLAMPED ENERGY WAVEFORMS

Test Circuits and Waveforms (Continued)




FIGURE 18. SWITCHING TIME TEST CIRCUIT




FIGURE 19. RESISTIVE SWITCHING WAVEFORMS




FIGURE 20. GATE CHARGE TEST CIRCUIT




FIGURE 21. GATE CHARGE WAVEFORMS

PSPICE Electrical Model

SUBCKT 50N06LE 2 1 3: CA 12 8 3.73e-9 CB 15 14 3.73e-9 CIN 6 8 2.08e-9 **DBODY 7 5 DBODYMOD LDRAIN** DBREAK 5 11 DBREAKMOD DPLCAP DRAIN DPLCAP 10 5 DPLCAPMOD 10 RLDRAIN RSLC1 EBREAK 11 7 17 18 66.5 DBREAK T 51 EDS 14 8 5 8 1 RSLC2 € EGS 13 8 6 8 1 ESG 6 10 6 8 1 **ESLC** 11 EVTHRES 6 21 19 8 1 50 EVTEMP 20 6 18 22 1 ▲ DBODY RDRAIN <u>6</u> 8 18 **ESG EBREAK** IT 8 17 1 **EVTHRES** 16 21 19 8 **MWEAK** LDRAIN 2 5 4.0e-9 **EVTEMP LGATE** LGATE 1 9 6.0e-9 **RGATE GATE** 18 LSOURCE 3 7 3.0e-9 22 20 4 MSTRO MMED 16 6 8 8 MMEDMOD RLGATE **LSOURCE** MSTRO 16 6 8 8 MSTROMOD CIN SOURCE MWEAK 16 21 8 8 MWEAKMOD 8 **RSOURCE** RBREAK 17 18 RBREAKMOD 1 RLSOURCE RDRAIN 50 16 RDRAINMOD 3.75e-3 q S1A RGATE 9 20 1.0 **RBREAK** <u>13</u> 8 RLDRAIN 2 5 40 15 17 18 **RLGATE 1 9 60** RLSOURCE 3 7 30 S1B S2B RVTEMP RSLC1 5 51 RSLCMOD 1e-6 13 СВ 19 RSLC2 5 50 1e3 CA IT RSOURCE 8 7 RSOURCEMOD 6.15e-3 14 RVTHRES 22 8 RVTHRESMOD 1 VBAT <u>6</u> 8 **EGS EDS RVTEMP 18 19 RVTEMPMOD 1** 8 S1A 6 12 13 8 S1AMOD S1B 13 12 13 8 S1BMOD **RVTHRES** S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD VBAT 22 19 DC 1 ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*200),4))} .MODEL DBODYMOD D (IS = 1.70e-12 RS = 3.20e-3 TRS1 = 1.75e-3 TRS2 = 1.75e-6 CJO = 2.55e-9 IKF = 13 XTI = 5.2 TT = 7.00e-8 M = 0.47) .MODEL DBREAKMOD D (RS = 1.70e-1 IKF = 0.1 TRS1 = 2.00e-3 TRS2 = 8.00e-7) .MODEL DPLCAPMOD D (CJO = 2.00e-9 IS = 1e-30 VJ = 1.1 M = 0.83 N = 10) .MODEL MMEDMOD NMOS (VTO = 2.00 KP = 5 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 1.0) .MODEL MSTROMOD NMOS (VTO = 2.42 KP = 128 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u) MODEL MWEAKMOD NMOS (VTO = 1.60 KP = 0.01 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 10.0 RS = 0.1) .MODEL RBREAKMOD RES (TC1 = 1.13e-3 TC2 = 0) .MODEL RDRAINMOD RES (TC1 = 1.20e-2 TC2 = 6.00e-5) .MODEL RSLCMOD RES (TC1 = 2.00e-3 TC2 = 1.00e-6) .MODEL RSOURCEMOD RES (TC1 = 2.00e-3 TC2 =-1.00e-5) .MODEL RVTHRESMOD RES (TC1 = -2.50e-3 TC2 = -8.50e-6)

.MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -2.5 VOFF= -5.3) .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -1.4 VOFF= 0.5)

.MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0.5 VOFF= -1.4)

.MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -5.3 VOFF= -2.5)

.MODEL RVTEMPMOD RES (TC1 = -2.00e-3 TC2 = 5.00e-6)

.ENDS

NOTE: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site $\ensuremath{\mathbf{www.intersil.com}}$

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000

TEL: (407) 724-7000 FAX: (407) 724-7240 **EUROPE**

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111

FAX: (32) 2.724.2111

ASIA

Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029