

# 2N7002E

# N-channel TrenchMOS FET Rev. 03 — 28 April 2006

**Product data sheet** 

## **Product profile**

#### 1.1 General description

N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

#### 1.2 Features

- Logic level threshold compatible
- Surface-mounted package
- Very fast switching
- TrenchMOS technology

## 1.3 Applications

Logic level translator

High-speed line driver

#### 1.4 Quick reference data

- $V_{DS} \le 60 \text{ V}$
- $\blacksquare$  R<sub>DSon</sub>  $\leq$  3  $\Omega$

- I<sub>D</sub>  $\leq$  385 mA
- $P_{tot} \le 0.83 \text{ W}$

# **Pinning information**

Table 1: **Pinning** 

	3		
Pin	Description	Simplified outline	Symbol
1	gate (G)		
2	source (S)	<u> </u>	3 D
3	drain (D)	1	G G
		SOT	<b>23</b> mbb076 S





# 3. Ordering information

#### **Table 2: Ordering information**

Type number	Package		
	Name	Description	Version
2N7002E	TO-236AB	plastic surface-mounted package; 3 leads	SOT23


# 4. Limiting values

#### Table 3: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).


Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DS}$	drain-source voltage	25 °C ≤ T <sub>j</sub> ≤ 150 °C	-	60	V
$V_{DGR}$	drain-gate voltage (DC)	$25  ^{\circ}\text{C} \le \text{T}_{\text{j}} \le 150  ^{\circ}\text{C};  \text{R}_{\text{GS}} = 20  \text{k}\Omega$	-	60	V
V <sub>GS</sub>	gate-source voltage		-	±30	V
$V_{GSM}$	peak gate-source voltage	$t_p \le 50~\mu s;$ pulsed; duty cycle = 25 %	-	±40	V
I <sub>D</sub>	drain current	$T_{sp}$ = 25 °C; $V_{GS}$ = 10 V; see <u>Figure 2</u> and <u>3</u>	-	385	mΑ
		$T_{sp}$ = 100 °C; $V_{GS}$ = 10 V; see Figure 2	-	245	mΑ
I <sub>DM</sub>	peak drain current	$T_{sp}$ = 25 °C; pulsed; $t_p \le 10 \mu s$ ; see Figure 3	-	1.5	Α
P <sub>tot</sub>	total power dissipation	T <sub>sp</sub> = 25 °C; see <u>Figure 1</u>	-	0.83	W
T <sub>stg</sub>	storage temperature		<del>-</del> 65	+150	°C
Tj	junction temperature		-65	+150	°C
Source-	drain diode				
Is	source current	T <sub>sp</sub> = 25 °C	-	385	mA
I <sub>SM</sub>	peak source current	$T_{sp}$ = 25 °C; pulsed; $t_p \le 10 \ \mu s$	-	1.5	mA

#### **N-channel TrenchMOS FET**




$$P_{der} = \frac{P_{tot}}{P_{tot(25\ ^{\circ}C)}} \times 100\ \%$$

Fig 1. Normalized total power dissipation as a function of solder point temperature



$$I_{der} = \frac{I_D}{I_{D(25\ ^{\circ}C)}} \times 100\ \%$$

Fig 2. Normalized continuous drain current as a function of solder point temperature



 $T_{sp}$  = 25 °C;  $I_{DM}$  is single pulse

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

3 of 12



## 5. Thermal characteristics

Table 4: Thermal characteristics

<b>Symbol</b>	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-sp)}$	thermal resistance from junction to solder point	see Figure 4	-	-	150	K/W
$R_{\text{th(j-a)}}$	thermal resistance from junction to ambient		<u>[1]</u> _	-	350	K/W

[1] Mounted on a printed-circuit board; minimum footprint; vertical in still air




Fig 4. Transient thermal impedance from junction to solder point as a function of pulse duration



## 6. Characteristics

**Table 5: Characteristics** 

 $T_j = 25 \,^{\circ}C$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	naracteristics					
V <sub>(BR)DSS</sub>	drain-source breakdown	$I_D = 10 \mu\text{A};  V_{GS} = 0  V$				
	voltage	T <sub>j</sub> = 25 °C	60	-	-	V
		T <sub>j</sub> = −55 °C	55	-	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 0.25$ mA; $V_{DS} = V_{GS}$ ; see Figure 9 and 10				
		T <sub>j</sub> = 25 °C	1	2	2.5	V
		T <sub>j</sub> = 150 °C	0.6	-	-	V
		T <sub>j</sub> = −55 °C	-	-	2.75	V
I <sub>DSS</sub>	drain leakage current	V <sub>DS</sub> = 48 V; V <sub>GS</sub> = 0 V				
		T <sub>j</sub> = 25 °C	-	-	1	μΑ
		T <sub>j</sub> = 150 °C	-	-	10	μΑ
I <sub>GSS</sub>	gate leakage current	$V_{GS} = \pm 15 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nΑ
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS}$ = 10 V; $I_D$ = 500 mA; see Figure 6 and 8				
		T <sub>j</sub> = 25 °C	-	0.78	3	Ω
		T <sub>j</sub> = 150 °C	-	1.45	5.5	Ω
		$V_{GS} = 4.5 \text{ V}; I_D = 75 \text{ mA}; \text{ see } \frac{\text{Figure 6}}{\text{e}} \text{ and } \frac{8}{\text{e}}$	-	1.2	4	Ω
Dynamic	characteristics					
Q <sub>G(tot)</sub>	total gate charge	$I_D = 300 \text{ mA}; V_{DS} = 30 \text{ V}; V_{GS} = 10 \text{ V};$	-	0.69	-	nC
Q <sub>GS</sub>	gate-source charge	see <u>Figure 11</u> and <u>12</u>	-	0.1	-	nC
Q <sub>GD</sub>	gate-drain charge		-	0.27	-	nC
C <sub>iss</sub>	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 10 \text{ V}; f = 1 \text{ MHz};$	-	31	50	pF
C <sub>oss</sub>	output capacitance	see Figure 14	-	6.8	30	pF
C <sub>rss</sub>	reverse transfer capacitance		-	3.5	10	pF
t <sub>on</sub>	turn-on time	$V_{DS} = 50 \text{ V}; R_L = 250 \Omega; V_{GS} = 10 \text{ V};$	-	2.5	10	ns
t <sub>off</sub>	turn-off time	$R_G = 50 \Omega$ ; $R_{GS} = 50 \Omega$	-	11	15	ns
Source-d	drain diode					
$V_{SD}$	source-drain voltage	I <sub>S</sub> = 300 mA; V <sub>GS</sub> = 0 V; see Figure 13	-	0.85	1.5	V
t <sub>rr</sub>	reverse recovery time	$I_S = 300 \text{ mA}$ ; $dI_S/dt = -100 \text{ A/}\mu\text{s}$ ; $V_{GS} = 0 \text{ V}$	-	30	-	ns
Q <sub>r</sub>	recovered charge	_	-	30	-	nC




Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values






Fig 7. Transfer characteristics: drain current as a function of gate-source voltage; typical values




T<sub>i</sub> = 25 °C

Fig 6. Drain-source on-state resistance as a function of drain current; typical values




$$a = \frac{R_{DSon}}{R_{DSon(25\,^{\circ}C)}}$$

Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature




 $I_D$  = 0.25 mA;  $V_{DS}$  =  $V_{GS}$ 

Fig 9. Gate-source threshold voltage as a function of junction temperature



 $T_j$  = 25 °C;  $V_{DS}$  = 5 V

Fig 10. Sub-threshold drain current as a function of gate-source voltage



 $I_D = 0.3 A$ ;  $V_{DS} = 30 V$ 

Fig 11. Gate-source voltage as a function of gate charge; typical values





Fig 12. Gate charge waveform definitions


**Philips Semiconductors** 

#### **N-channel TrenchMOS FET**



 $T_j$  = 25 °C and 150 °C;  $V_{GS}$  = 0 V

Fig 13. Source current as a function of source-drain voltage; typical values



 $V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$ 

Fig 14. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values

## 7. Package outline




Fig 15. Package outline SOT23

**Product data sheet** 





Table 6: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes			
2N7002E_3	20060428	Product data sheet	-	-	2N7002E_2			
Modifications:	• <u>Table 5 "C</u>	haracteristics": V <sub>GS(th)</sub> I	D condition modified					
	<ul><li>Table 5 "C</li></ul>	<ul> <li><u>Table 5 "Characteristics"</u>: V<sub>GS(th)</sub> maximum limits modified</li> </ul>						
	<ul> <li>Table 5 "C</li> </ul>	<ul> <li><u>Table 5 "Characteristics"</u>: R<sub>DSon</sub> typical values modified</li> </ul>						
	<ul> <li><u>Table 5 "Characteristics"</u>: gfs removed</li> </ul>							
	<ul> <li><u>Table 5 "Characteristics"</u>: Addition of Q<sub>G(tot)</sub>, Q<sub>GS</sub> and Q<sub>GD</sub></li> </ul>							
	<ul> <li><u>Table 5 "Characteristics"</u>: C<sub>iss</sub>, C<sub>oss</sub> and C<sub>rss</sub> values modified</li> </ul>							
	<ul> <li><u>Table 5 "Characteristics"</u>: t<sub>on</sub> and t<sub>off</sub> typical values modified</li> </ul>							
	• Figure 3,	4, <u>5</u> , <u>6</u> , <u>7</u> , <u>9</u> , <u>10</u> , <u>13</u> and	14: modified					
	• <u>Figure 11</u> :	added						
2N7002E_2	20050426	Product data sheet	-	9397 750 14944	2N7002E-01			
2N7002E-01	20020211	Product data	-	9397 750 09095	-			



Level	Data sheet status [1]	Product status [2] [3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### 10. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### 11. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### 12. Trademarks

**Notice** — All referenced brands, product names, service names and trademarks are the property of their respective owners. **TrenchMOS** — is a trademark of Koninklijke Philips Electronics N.V.

#### 13. Contact information

For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

#### **N-channel TrenchMOS FET**

### 14. Contents

1	Product profile	1
1.1	General description	1
1.2	Features	1
1.3	Applications	1
1.4	Quick reference data	1
2	Pinning information	1
3	Ordering information	2
4	Limiting values	2
5	Thermal characteristics	4
6	Characteristics	5
7	Package outline	9
8	Revision history	0
9	Data sheet status1	1
10	Definitions 1	1
11	Disclaimers	1
12	Trademarks1	1
13	Contact information	1



All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 28 April 2006 Document number: 2N7002E\_3

