Digital System Design Lab.

Lecture 2

Salam Al-Khammasi


Dept. of ECE

Faculty of Engineering, University of Kufa

E-Mail: salam.alshemmari@uokufa.edu.iq

Signals

 Signals are the basic elements of VHDL – they define the structure and behaviour of the wires connecting the circuit components, and consequently the behaviour of the components themselves.



 They are <u>not</u> the same thing as variables in a high level programming language!

Signals

signal P,G,Cprop: STD LOGIC;

• Signals are declared using the SIGNAL keyword. Legal names (and this applies to all names in VHDL) must start with a letter (A-Z, a-z) and can contain only alphanumeric characters (A-Z, a-z, 0-9) and underscores (_).

- All signals have a type, which defines the range and kind of values they can represent. Signal types are specified at declaration (VHDL is a strongly typed language).
- Conversions between different types must be performed <u>explicitly</u>.

Signals – single wires

For synthesizable VHDL (and for "simple" designs)
 single-bit signals are defined using IEEE standard
 1164 types STD LOGIC:

 Only '0', '1', and (rarely) 'Z' can be directly used in synthesis. All other values are for <u>simulation and</u> debugging only.

Signals – multiple wires (busses)

- For synthesizable VHDL (and for "simple" designs)
 <u>multi-bit</u> signals should be defined using one of 3
 possible IEEE standard types:
 - STD LOGIC VECTOR
 - UNSIGNED
 - SIGNED
- All these types are formally defined as 1-dimensional arrays of STD_LOGIC (i.e. any bit within the arrays can take any of the values of the STD_LOGIC type).
- Their size must be defined explicitly and, obviously, cannot be variable:

```
signal A : std_logic_vector(7 downto 0);
signal B : signed(15 downto 0);
signal C : unsigned(constant downto 0);
```

Signals – multiple wires (busses)

- Why the complexity?
- Consider arithmetic and comparison operations on binary code:

```
if (1100 > 0011) then ...
0111 + 1010 -- overflow?
```

- STD_LOGIC_VECTOR carries no numerical connotation. UNSIGNED and SIGNED carry additional information that is used by the synthesis tools.
- All three types <u>represent the same hardware</u> and are often used together in a single design. Conversion between these types is very simple (more in lecture 5).

Structure of a VHDL file

```
LIBRARY
DECLARATIONS
```

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
```

```
ENTITY
```

```
ENTITY entity_name IS
    PORT (.....);
END entity_name;
```

```
ARCHITECTURE
```

```
ARCHITECTURE arch_name OF entity_name IS
    [declarations]

BEGIN
    [code]

END arch_name;
```

Note: comments in VHDL start with -- ; any text after this until the end of the line is ignored in synthesis

070070707007777070007007077707

Libraries

- Standard Library (STD) <u>Implicit</u>
 - Library that contains the standard VHDL functions, types and components
- Working Library (work) <u>Implicit</u>
 - Library into which the unit is being compiled
- Resource Libraries
 - IEEE developed libraries
 - ALTERA and Xilinx (FPGA) component libraries
 - Personal / company-specific libraries
 - Etc...
- Libraries are structured in one or more packages

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
```

Required to use types signed and unsigned (i.e. for all arithmetic/comparison operations on busses)

Libraries in VHDL

```
LIBRARY <name>;
USE <name>.<package_name>.all;
```

Structure of a VHDL file

```
LIBRARY
DECLARATIONS
```

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
```

```
ENTITY
```

```
ENTITY entity_name IS
    PORT (.....);
END entity name;
```

```
ARCHITECTURE
```

```
ARCHITECTURE arch_name OF entity_name IS
    [declarations]
BEGIN
    [code]
END arch name;
```

Entities

An entity represents the interface of a circuit

```
entity full_adder is
   port (A,B,Cin: in std_logic;
        S, Cout: out std_logic);
end full_adder;
```

- It can be considered the main VHDL building block: equivalent to a symbol in a schematic design, it describes the interface to a hierarchical block without defining behaviour
- It is essentially a list that specifies all input and output pins (ports) of the circuit – note that output ports cannot be read inside the architecture!

Entities

- <u>Syntax</u> (note the punctuation):
 - Keyword entity, followed by the design name, then is
 - Keyword port keyword, followed by a list of I/O signals, where the mode can be in or out (or buffer or inout) and the type must be standard or defined in a library
 - Keyword end, followed by the design name

```
entity entity name is
   port( port name(s): signal mode signal type;
      port name(s): signal mode signal type;
      [...]
                                         Ports of the same
end entity name;
                                         mode and of the same
                                         type can be on a
entity full adder is
                                         single line (but don't
   port ( A,B: in std logic;
                                         have to be)
      Cin: in std logic;
             S, Cout: out std logic);
end full adder;
```

Structure of a VHDL file

```
LIBRARY
DECLARATIONS
```

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
```

```
ENTITY
```

```
ENTITY entity_name IS
    PORT (.....);
END entity name;
```

```
ARCHITECTURE
```

```
ARCHITECTURE arch_name OF entity_name IS
    [declarations]
BEGIN
    [code]
END arch name;
```

- The architecture is the description of the circuit's functionality (behaviour).
- The syntax is:


```
architecture arch_name of entity_name is
  [declarations]
begin
  [code]
end arch_name;
```

 Where the architecture name can be anything (there can be more than one architecture for an entity... more on this later) and the entity name must be the same as in the entity declaration.

- Internal signals are declared before begin.
- These are <u>wires</u> that are used <u>inside</u> the design but <u>do</u> <u>not enter or leave it</u> all internal signals (any wire you use inside the circuit) must be explicitly declared.

• Of course, there might not be any, so this part is

optional...



```
Signals of the same type <u>can</u> be on a single line (but don't have to be)
```

```
architecture arch of Full_adder is
    signal P,G: STD_LOGIC;
    signal Cprop: STD_LOGIC := '0';
begin
    [behavioural or structural description]
end arch;
```

- After begin, the functionality of the circuit is described, using functions, components, and operators defined in the libraries or by the designer
- Note that, unlike schematics, HDLs allow several different implementation styles (more on this later)

```
architecture arch of full_adder is
signal P,G,Cprop: STD_LOGIC;
begin

G <= A and B;
P <= A xor B;
Cprop <= P and Cin;
Cout <= Cprop or G;
S <= P xor Cin;
end arch;
```

architecture arch of full_adder is
begin
 Cout <= ((A xor B) and Cin) or (A and B);
 S <= (A xor B) xor Cin;
end arch;</pre>

- After begin, the functionality of the circuit is described, using functions, components, and operators defined in the libraries or by the designer
- Note that, unlike schematics, HDLs allow several different implementation styles (more on this later)

```
architecture arch of full_adder is
signal P,G,Cprop: STD_LOGIC;
begin

S <= P xor Cin;
G <= A and B;
P <= A xor B;
Cprop <= P and Cin;
Cout <= Cprop or G;
end arch;
```

architecture arch of full_adder is
begin
 Cout <= ((A xor B) and Cin) or (A and B);
 S <= (A xor B) xor Cin;
end arch;</pre>

```
ARCHITECTURE architecture_name OF entity_name IS
    [declarations]

BEGIN

    Concurrent signal assignment
    Concurrent procedural calls
    Process statements
    Component instantiation statements
    Generate statements

END architecture_name;
```

10100111101000010010111101

Concurrent signal assignment

There are 3 types of assignments

1. Simple signal assignment

```
x \le a \text{ NAND b};
```

2. Conditional signal assignment

```
output <= input WHEN (ena = '0')ELSE
  (OTHERS => 'Z');
```

3. Selected signal assignment

```
WITH s SELECT
f <= d0 WHEN '0',
d1 WHEN OTHERS;</pre>
```

Assignments

Assignment:

- The current value of signal_b is assigned to signal a
- VHDL assignments are <u>NOT</u> the same as variable assignments in a programming language. They create a <u>physical connection</u> between two lines (signals) in a circuit.

Assignments and concurrency

- <u>Unless the assignment is within a process</u> (lecture 4), think of this connection simply as a wire (or buffer).
- There is no notion of sequence: signal assignments are concurrent statements (outside a process) and the order in which they are written is <u>irrelevant!</u>

```
signal_c <= signal_b;
signal_a <= signal_b;</pre>
```

```
signal_a <= signal_b;
signal_c <= signal_b;</pre>
```


```
signal_b signal_a signal_c
```

 When the circuit is <u>simulated</u>, a statement is executed whenever a signal on the right hand side changes: i.e., an event on one signal leads to an event on another

Assignments and concurrency

- <u>Unless the assignment is within a process</u> (lecture 4), think of this connection simply as a wire (or buffer).
- But this also means that two or more assignments to the same signal create a short circuit!

```
signal_a <= signal_b;
signal_a <= signal_c;</pre>
```



Single wires

• Single line: STD LOGIC

```
Example: a, b : STD_LOGIC;
a <= '0';
a <= b;</pre>
```

- Single explicit values are always between single apostrophes ('0', '1')
- Note that while STD_LOGIC can potentially have many values ('U', 'W', 'X', etc.), for synthesis only '0', '1', and 'Z' make any sense!
- Therefore, while is

```
a <= 'U';
```

is a perfectly valid VHDL statement, it is NOT synthesizable.

Vectors (busses)

- Bus: STD LOGIC VECTOR (n downto m)
- A major advantage of VHDL over schematics is that vectors (busses) are assigned bit-wise almost exactly like single wires the only exception being the use of "" instead of ''.
 In theory, this could be (0 to 11), but MSB

first is much simpler for binary numbers.

Example: c,d : STD LOGIC VECTOR (11 downto 0)

```
c <= "0000000000000"; -- must be correct length
c(11 downto 6) <= "0000000";
c <= d; -- must be same length
a(12 downto 7) <= d(5 downto 0);</pre>
```

- The size of the bus on the left of an assignment must always be the same as the size of the bus on the right
- The same syntax applies to SIGNED and UNSIGNED.

Example - Shifter

Combinatorial shift/rotation requires no logic gates

```
entity Shift is
 port (A : in STD LOGIC VECTOR(7 downto 0);
    SL, SR, RL, RR : out STD LOGIC VECTOR (7 downto 0));
end Shift;
architecture arch of Shift is
begin
    SL(7 \text{ downto } 1) \le A(6 \text{ downto } 0);
    SL(0) <= '0';
    SR(6 \text{ downto } 0) \le A(7 \text{ downto } 1);
    SR(7) <= '0';
   RL(7 \text{ downto } 1) \le A(6 \text{ downto } 0);
   RL(0) <= A(7);
                           (7 downto 1);
   RR(6 downto 0)
    RR(7) <= A(0);
end arch;
```

Notation for single bits within a bus

Combinational Logic Operators

- Standard logic operators include AND, OR, NAND, NOR, XOR and XNOR. All have the <u>same precedence</u> and execute from left to right. The exception is NOT, which has a higher precedence, and therefore executes before other operators in an expression
- Multiple operators can be applied within a single assignment

```
architecture arch of full_adder is
begin
    Cout <= ((A xor B) and Cin) or (A and B);
    S <= (A xor B) xor Cin;
end arch;</pre>
```

 Logical operations can be applied to <u>arrays of the same type</u> and length, in which case they operate <u>bitwise</u>

Concurrent signal assignment

There are 3 types of assignments

1. Simple signal assignment

```
x \le a \text{ NAND b};
```

2. Conditional signal assignment

```
output <= input WHEN (ena = '0')ELSE
  (OTHERS => 'Z');
```

3. Selected signal assignment

```
WITH s SELECT

f <= d0 WHEN '0',

d1 WHEN OTHERS;
```


Conditional statements

 Every combinational function can be described in terms of logic gates.

 However, this is not always the most "natural" way to describe a function.

Example: multiplexer – a vital component in logic circuit

design



 Multiplexers <u>can</u> be described as AND/OR constructs (indeed, they <u>will</u> be implemented as such), but it is neither efficient nor clear

Conditional statements


- Conditional assignments are <u>higher level constructs</u> that give another method of description
- Conditional assignments have <u>two syntactical</u> <u>forms</u>:
 - WHEN / ELSE

```
sig_a <= sig_b_or_value when condition1 else
    sig_c_or_value when condition2 else
    [...]
    sig_n_or_value;</pre>
```

• WITH / SELECT / WHEN

Note "catch-all" clause at end. It is necessary but does <u>not</u> need to be synthesizable.

```
with sig_s select
    sig_a <= sig_b_or_value when sig_s_value1,
        sig_c_or_value when sig_s_value2,
        [...]
        sig_n_or_value when others;</pre>
```



- Conditional assignment are concurren be 'U' (not synthesizable)?
 and only if one of the signals on the right changes (S, A, B)
- All possible values must be covered (in general, it is best to leave a "catch-all" default case)

```
entity Mux4 1 is
port (A,B,C,D : in STD LOGIC;
   Z : out STD LOGIC;
       S: in STD LOGIC VECTOR(1 downto 0));
end Mux4 1;
architecture arch of Mux4 1 is
begin
   Z \leftarrow A when S="00" else
       B when S="01" else
       C when S="10" else
       D when S="11" else
       'U';
end arch;
```

Note that conditions can be arbitrarily complex and include functions

```
0 \le A when (S(0) = '0') and S(1) = '0') else [...]
```

```
entity Mux4 1 is
port (A,B,C,D : in STD LOGIC;
   O : out STD LOGIC;
       SEL : in STD LOGIC VECTOR(1 downto 0));
end Mux4 1;
architecture arch of Mux Note syntax of default case
begin
   with SEL select
       0 <= A when "00",</pre>
       B when "01",
       C when "10",
       D when "11",
       'U' when others;
end arch;
```

 Again, this is a <u>concurrent statement</u>. will be executed it and only if one of the signals on the right changes (S, A, B, C, D)

• Either syntax can be used, with no changes, to create multiplexers for busses, instead of single lines (obviously, the output bus has to be of the same size as the input busses).

```
C B A
         entity Mux4 1 is
          port (A,B,C,D : in STD LOGIC VECTOR(7 downto 0);
             O: out STD LOGIC VECTOR (7 downto 0);
                 SEL : in STD LOGIC VECTOR(1 downto 0));
         end Mux4 1;
         architecture arch of Mux4 1 is
         begin
                                                   More on this
             with SEL select
                0 <= A when "00",</pre>
                                                   syntax in
                B when "01",
                                                   lecture 7
                C when "10",
                D when "11",
                 (others => 'U') when others;
         end arch;
```

33

Conclusions

- These basic ideas should be enough to get you started in VHDL & do the Lab1 – Part3, which is mostly meant to <u>familiarize you with the tools</u> (even if you probably know them already)
- From next week, we will start re-visiting each component of this lecture and go in more depth on each topic

34