{"payload":{"header_redesign_enabled":false,"results":[{"id":"94525062","archived":false,"color":"#DAE1C2","followers":23,"has_funding_file":false,"hl_name":"myriadrf/LimeADPD","hl_trunc_description":"Lime Adaptive Digital Predistortion","language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":94525062,"name":"LimeADPD","owner_id":5247819,"owner_login":"myriadrf","updated_at":"2023-12-07T12:04:15.785Z","has_issues":true}},"sponsorable":false,"topics":["dsp","wireless","sdr","lte","rf","dpd","amplifier","adpd"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":59,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Amyriadrf%252FLimeADPD%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/myriadrf/LimeADPD/star":{"post":"1gWvE95luJrK9Yd4HffCL8DunfF4fYGjLSt_sHRRos7sWr1zN0ueGOb4mThZYGAUklYxin6fA2r-macSq8nr2g"},"/myriadrf/LimeADPD/unstar":{"post":"AphgRtQ36qJnEuaMGZtCbctm6IvA6gY1e2Bm244VHDtdOG5HLrV5uqngu1WPjhVZzHfDki1NxgiQ9DOHWNzPVQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"lt1fgl25-Z4vI_fUXjX5ltqCb51S0oTRsk_DSpTyIsRIDS0o6rDSIFqB9XYJBWlfsNChm0ab17KFp7g7BS4yag"}}},"title":"Repository search results"}