Lime Microsystems Limited

Surrey Technology Centre Occam Road The Surrey Research Park Guildford, Surrey GU2 7YG United Kingdom

Tel: +44 (0) 1483 685 063 e-mail: <u>enquiries@limemicro.com</u>



LimeSDR-QPCIe

- FPGA Gateware Description-

Version: 1.0 Last modified: 21/12/2018

REVISION HISTORY

The following table shows the revision history of this document:

Date	Version	Description of Revisions
26/11/2018	1.0	Initial version

Table of Contents

RE	VISION HISTORY	2
1	INTRODUCTION	4
2	FPGA GATEWARE FEATURES	5
3	GATEWARE DESCRIPTION	6
3.1	Main block diagram	6
3.2	Clock network	Q
3.3	Softcore processor – nios_cpu	9
	3.1 Registers of fpgacfg module	14
3.	3.2 Registers of pllcfg module	
3.	3.3 Registers of tstcfg module	20
3.	3.4 Registers of periphcfg module	22
3.4	PCIe interface – pcie_top	27
3.5	LMS7002 Receive and transmit interface – rxtx_top	32
_	5.1 Receive interface – rx_path_top	
_	5.2 Transmit interface – tx_path_top	
3.	5.3 Waveform player – wfm_player_top	Error! Bookmark not defined.
2.6	General periphery – general_periph_top	4.4
3.6		
3.7	PLL module – pll_top	47
5.7		
3.8	Board test module – tst_top	Error! Bookmark not defined.
	EXAMPLES	F4
4	EXAMPLES	51
11	Accessing FPGA registers	F-1
4.1	Accessing FPGA registers	51
4.2	Accessing LMS7002M registers	52
4.2	Accessing Livis/002ivi registers	
4.3	Periphery control	53
		-
4.4	Configuring FPGA PLL module	53
	4.1 RX PLL module - rxpll_top configuration (auto phase shift mode)	
4.	4.2 TX PLL module - txpll_top configuration (auto phase shift mode)	
	,	
4.5	Controlling TX and RX data stream	55
46	Using WFM player	56

1 Introduction

This document contains functional description of FPGA gateware project suited for LimeSDR-QPCIe board.

FPGA project - LimeSDR-QPCIe_lms7_trx project can be downloaded from GitHub repository https://github.com/myriadrf/LimeSDR-QPCIe_GW.

Required hardware – LimeSDR-QPCIe v1.2 board.

Development software – project is created with Intel Quartus prime, Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition with Cyclone V GX device support. Mentioned software edition is free and can be downloaded from (https://www.intel.com). Although other Intel Quartus prime software versions supporting Cyclone V GX family might work as well but it is recommended to use same version as project was created.

2 FPGA gateware features

Gateware contains following features:

- Interface to LMS7002 LimeLightTM digital IQ interface in TRXIQ double data rate mode;
- Real time data transfer between host and LMS7002 chip;
- PCIe interface for transferring data between host and FPGA;
- Interface to external ADC ADS4246 and DAC DAC5672.
- TX samples synchronization with RX samples time stamp;
- SPI connection between LMS7002 chip and other on-board devices;
- Reconfigurable PLL blocks for LMS7002 clocking;
- Internal SPI registers for FPGA control.



3 Gateware description

This chapter describes main modules of LimeSDR-QPCIe_lms7_trx project.

3.1 Main block diagram

Cyclone V FPGA provides FIFO interface with PCIe. There are two endpoints (F2H_C0 – FPGA to Host and H2F_C0 – Host to FPGA) implemented for control data and six endpoints for stream data (H2F_S0, H2F_S1, H2F_S2 – Host to FPGA and F2H_S0, F2H_S1, F2H_S2 – FPGA to Host). Control endpoints are connected to NIOS II softcore processor which provides SPI and I2C communication interfaces for LMS7002M chip, TCXO DAC, ADF4002 phase detector, LM75 temperature sensor, Si5351C clock generator, ADS2426 Analog to Digital converter. NIOS also provides access to internal SPI configuration registers. Stream endpoints are dedicated for receiving and sending IQ data from/to LMS7002M and external DAC and ADC. **Figure 1** contains top block diagram with main modules. Description of main FPGA instances can be found in **Table 1**.




Figure 1 Top block diagram

Table 1 Description of main instances

Instance	Description
nios_cpu	NIOS II softcore processor with memory registers. Provides periphery
	control. See 3.3 Softcore processor – nios_cpu.

Instance	Description
pcie_top	Provides data transfer between external host and FPGA through PCIe
	interface See 3.4 PCle interface – pcie_top.
rxtx_top	Receive and transmit IQ data packets logic between FPGA and external
	LMS7002 transceiver or external DAC and ADC. See 3.5 Packet receive
	and transmit interface – rxtx_top.
LMS7002_top	Module for receiving and transmitting IQ samples from/to LMS7002 DIQ
	bus 3.7 LMS7002 interface – Ims7002_top.
adc_top	Receive data from external ADC 3.8 External ADC – adc_top.
dac5672_top	Transmit data to external DAC 3.9 External DAC – dac5672_top.
wfm_player_x2_top	Waveform player 3.6 Waveform player – wfm_player_x2_top.
general_periph_top	Control module for onboard periphery such as LEDs, GPIO, FAN. See
	3.10 General periphery – general_periph_to.
pll_top	Module provides required clocks for rxtx_top module. See 3.11 PLL
	module – pll_top.
tst_top	Board test logic to test external DDR2 memory and external clocks. See
	Error! Reference source not found. Error! Reference source not found



3.2 Clock network

Figure 2 shows dataflow between main modules and clocking scheme. More details can be found in Table 2.




Figure 2 Gateware clock network

Table 2 Clock network description

Clock name	Frequency, MHz	Description
LMS1_MCLK1,	Configurable	Sample clock from LMS7002M IC. Used as a reference clock
LMS2_MCLK1		for TXPLL.
LMS1_MCLK2,	Configurable	Sample clock from LMS7002M IC. Used as a reference
LMS2_MCLK2		clock for RXPLL.

Clock name	Frequency, MHz	Description
LMS1 FCLK1,	Configurable	Sample clock, LMS7002M IC latches LMS DIQ1 bus
LMS2 FCLK1	Comigarable	signals using this clock.
LMS1 FCLK2,	Configurable	Not used
LMS2_FCLK2,	l comigaration	1.0. 0.00
lms1_txpll_c1,	Configurable	FPGA launches LMS_DIQ1 bus signals using this clock.
lms2_txpll_c1,		Used for clocking FPGA TX modules.
lms1_rxpll_c1,	Configurable	FPGA latches LMS_DIQ2 bus signals using this clock.
lms2_rxpll_c1,		Used for clocking FPGA RX modules.
CLK_LMK_FPGA_IN	30.72	Reference clock from LMK00105 clock buffer.
CLK125_FPGA_TOP	125	External oscillator, used for DDR3_TOP memory controller.
CLK125_FPGA_BOT	125	External oscillator, used for DDR3_BOT memory controller.
CLK100_FPGA	100	External oscillator, used for PCle controller.
CLK125_FPGA	125	External oscillator, currently not used.
SI_CLK0	27	Connected only to tst_top module
SI_CLK1	27	
SI_CLK6	27	
SI_CLK7	27	

3.3 Softcore processor – nios_cpu

Figure 3 shows block diagram of nios_cpu module. This module contains softcore ALTERA NIOS II CPU and user accessible configuration registers for other modules. More detailed description can be found in **Table 3**. Module generic parameters are explained in **Table 4** and ports are described in **Table 5**.




Figure 3 nios_cpu block diagram

Table 3 Description of nios_cpu instances

Instance	Description
lms_ctr	NIOS II softcore processor instance. Processor constantly monitors input FIFO buffer connected to <i>exfifo_if</i> ports and reads one packet containing 64 bytes. See LMS64C control protocol document for protocol description and command list. NIOS CPU executes received command and writes 64 bytes response packet to FIFO buffer connected to <i>exfifo_of</i> ports.

Instance	Description
cfg_top	Wrapper module for SPI configuration registers.
fpgacfg	General configuration 32x16b addressable registers. Address range
	0x0000 - 0x001F. See Table 6 for register description.
pllcfg	PLL configuration registers. Address range 0x0020 - 0x003F. See Table
	7 for register description.
tstcfg	Test module configuration registers. Address range 0x0060 - 0x007F.
	See Table 8 for register description.
txtspcfg	Configuration registers for external DAC transmit modules. Address
	range 0x0080 – 0x009F. See Table 9 for register description.
rxtspcfg	Configuration registers for external ADC receive modules. Address range
	0x00A0 – 0x00BF. See Table 10 for register description.
periphcfg	Peripheral configuration registers. Address range 0x00C0 - 0x00DF. See
	Table 11 for register description.
tamercfg	VCTCXO clock tamer configuration registers. Address range 0x00E0 –
	0x00FF. See Table 12 for register description.
gnsscfg	GSP module configuration registers. Address range 0x0100 – 0x011F.
	See Table 13 for register description.
memcfg	Memory configuration registers for selecting memory modules. Only one address – 0xFFFF. Each bit enables one of multiple modules on same address. For example 0x0001 in 0xFFFF address selects first fpgacfg module for read/write, 0x0002 selects second fpgacfg module, 0x0004 – third fpgacfg module.

Table 4 nios_cpu module parameters

Parameter	Type	Default	Description			
	Start address of SPI registers					
FPGACFG_START_ADDR	integer	0				
PLLCFG_START_ADDR	integer	32				
TSTCFG START ADDR	integer	64	Chart address of CDI resistances dates like to be			
PERIPHCFG START ADDR	integer	192	Start address of SPI register modules. Has to be multiple of 32			
TAMERCFG_START_ADDR	integer	224	multiple of oz			
GNSSCFG_START_ADDR	integer	256				
MEMCFG_START_ADDR	integer	65504				

Table 5 nios_cpu module ports

Port	Type	Width	Description	
clk	in	1	Free running clock – 30.72 MHz	
reset n	in	1	Asynchronous, active low reset	
_		Contro	ol data FIFO	
exfifo_if_d	in	32	External control input FIFO data	
exfifo_if_rd	out	1	External control input FIFO read request	
exfifo_if_rdempty	in	1	External control input FIFO read empty	
exfifo_of_d	out	32	External control output FIFO data	
exfifo_of_wr	out	1	External control output FIFO write request	
exfifo_of_wrfull	in	1	External control output FIFO write full	
			External control output FIFO reset request, active	
exfifo_of_rst	out	1	high	
SPI 0				
spi_0_MISO	in	1	SPI 0 master input	

Spi 0 MOS1	Port	Туре	Width	Description			
Spi 0 SCLK	spi 0 MOSI		1				
SPI 0 SS n		out	1				
Spi MISO							
SPI 1 MISO In	spi 0 SS n	out	5				
Spi 1 MoSi							
SPI 1 SCLK	spi_1_MISO	in	1	SPI 1 master input			
SPI 1 slave select. spi_1_SS_n[0] - connected to onboard TCXO DAC, spi_1_SS_n[1] - to phase detector ADF4002	spi_1_MOSI	out	1	SPI 1 master output			
Spi 1 SS n	spi_1_SCLK	out	1	SPI 1 clock			
Spi 1 SS n				SPI 1 slave select. spi_1_SS_n[0] - connected to			
SPI 2 MISO				onboard TCXO DAC, spi_1_SS_n[1] - to phase			
SPI 2 MISO	spi_1_SS_n	out					
SPI 2 MOSI							
SPI 2 SCLK		in					
Spi 2 SS n		out					
Spi 2 SS n	spi_2_SCLK	out	1				
12C							
12C bus clock, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to temperature sensor and EEPROM memory. 12C bus data, connected to phase shift modules of LMS#1. 12C bus data, connected to temperature sensor and EEPROM person 12C bus data, connected to temperature sensor and EEPROM person 12C bus data, connected to temperature sensor and EEPROM person 12C bus data, connected to temperature sensor and EEPROM person 12C bus data, connected 12C bus data, connected 12C bus data, connected 12C bus data, connected 12C bus	spi_2_SS_n	out	1_				
12c sda							
1							
Senta Sent	12c_sc1	inout	1				
Senral purpose I/O				12C bus data, connected to temperature sensor and			
Section Sect	12c_sda	inout					
Sector S	!	:.a					
Section Sect	gpi	IN	8				
LMS7002 control Ims_ctr_gpio[0] - LMS7002 reset. Ims_ctr_gpio[0] - Ims_ctr_	ano.	Out.	0				
Ims_ctr_gpio	gpo	out					
Not used Sector			LIVIST				
vctcxo tune en in 1 VCTCXO tamer enable signal vctcxo irq in 1 VCTCXO tamer enable signal PLL reconfiguration pll rst out 32 PLL reset signals. pll rcfg from pll 0 out 64 LMS #1 TX PLL reconfiguration ports pll rcfg from pll 1 in 64 LMS #2 TX PLL reconfiguration ports pll rcfg from pll 2 in 64 HMS #2 TX PLL reconfiguration ports pll rcfg from pll 2 out 64 PPGA PLL reconfiguration ports PPGA PL reconfiguration ports PPGA PL reconfiguration ports <td>lms ctr apio</td> <td>out</td> <td>4</td> <td></td>	lms ctr apio	out	4				
vctcxo tune en in 1 VCTCXO tamer enable signal vctcxo irq in 1 VCTCXO tamer interrupt signal PLL reconfiguration pll rst out 32 PLL reset signals. pll refg from pll 0 in 64 64 LMS #1 TX PLL reconfiguration ports pll refg from pll 1 in 64 LMS #2 TX PLL reconfiguration ports pll refg from pll 2 out 64 PPGA PLL reconfiguration ports pll refg from pll 3 in 64 PPGA PLL reconfiguration ports pll refg from pll 3 in 64 PPGA PLL reconfiguration ports pll refg from pll 3 out 64 PPGA PLL reconfiguration ports Not used pll refg from pll 3 in 64 64 64 PPGA PLL reconfiguration ports Not used pll refg from pll 4 in 64 64 64 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 <td>ime_cci_gpic</td> <td></td> <td></td> <td></td>	ime_cci_gpic						
rection in the signal of the state of the st	vctcxo tune en						
PLL reconfiguration							
D1	1						
D11	pll rst	out					
pll rcfg to pll 0 out 64 pll rcfg from pll 1 in 64 pll rcfg to pll 1 out 64 pll rcfg from pll 2 in 64 pll rcfg from pll 2 in 64 pll rcfg to pll 2 out 64 pll rcfg from pll 3 in 64 pll rcfg from pll 3 out 64 pll rcfg to pll 3 out 64 pll rcfg from pll 4 in 64 pll rcfg from pll 4 in 64 pll rcfg from pll 5 in 64 pll rcfg to pll 5 out 64 pll rcfg to pll 64 pll rcfg to pll 64 pll rcfg to pll 7 out 64 pll rcfg to pll 8 out 64 pll rcfg to pll 9 out 64	-			<u> </u>			
P11				LIVIS #1 TX PLL reconfiguration ports			
pll rcfg to pll 1 out 64 pll rcfg from pll 2 in 64 pll rcfg to pll 2 out 64 pll rcfg to pll 3 in 64 pll rcfg from pll 3 in 64 pll rcfg from pll 4 in 64 pll rcfg from pll 4 out 64 pll rcfg to pll 4 out 64 pll rcfg to pll 5 in 64 pll rcfg to pll 5 out 64 pll rcfg to pll 5 out 64 pll rcfg to pll 5 out 64 pll rcfg to pll 5 in 64 pll rcfg to pll 5 out 64 pll rcfg to pll 64 out 64 pll rcfg to pll 7 out 64 pll rcfg to pll 8 out 64 pll rcfg to pll 9				LMC #0 TV DLL magazification			
Pll rcfg from pll 2 out 64 pll rcfg from pll 2 out 64 pll rcfg from pll 3 out 64 pll rcfg from pll 3 out 64 pll rcfg from pll 4 in 64 pll rcfg from pll 4 out 64 pll rcfg from pll 5 in 64 pll rcfg from pll 5 out 64 pll rcfg from pll 4 out 64 pll rcfg from pll 5 out 64 pll rcfg from pll 4 out 64 pll rcfg from pll 5 out 64 pll rcfg from pll from pl				LIVIO #2 I X PLL reconfiguration ports			
pll rcfg to pll 2 out 64 pll rcfg from pll 3 in 64 pll rcfg to pll 3 out 64 pll rcfg from pll 4 in 64 pll rcfg from pll 4 out 64 pll rcfg from pll 5 in 64 pll rcfg to pll 5 out 64 avmm_s0_address in 9 avmm_s0_read in 1 avmm_s0_readdata out 32 avmm_s0_write in 1 avmm_s0_writedata in 32			64	FDCA DLL reconfiguration north			
Description				FPGA PLL reconliguration ports			
Pll rcfg to pll 3							
pll rcfg from pll 4 out 64 pll rcfg to pll 4 out 64 pll rcfg from pll 5 in 64 pll rcfg to pll 5 out 64 pll rcfg to pll 5 out 64 avmm s0 address in 9 avmm s0 read in 1 avmm s0 readdata out 32 avmm s0 write in 1 avmm s0 writedata in 32 Avalon slave port connected to phase shift modules of LMS#1.		out	64				
pll rcfg to pll 4 out 64 pll rcfg from pll 5 in 64 pll rcfg to pll 5 out 64 Avalor Slave port 0 avmm s0 address in 9 avmm s0 read in 1 avmm s0 readdata out 32 avmm s0 write in 1 avmm s0 writedata in 32	pll_rcfg_from_pll_4	7	64	Not used			
pll_rcfg_to_pll_5 out 64 Avalon Slave port 0 avmm_s0_address in 9 avmm_s0_read in 1 avmm_s0_readdata out 32 avmm_s0_write in 1 avmm_s0_writedata in 32	pll rcfg to pll 4	out		INOLUSEO			
Avalon Slave port 0 avmm s0 address in 9 avmm s0 read in 1 avmm s0 readdata out 32 avmm s0 write in 1 avmm s0 writedata in 32 avmm s0 writedata in 32		in	64				
avmms0addressin9avmms0readin1avmms0readdataout32avmms0writein1avmms0writedatain32 Avalon slave port connected to phase shift modules of LMS#1.	pll_rcfg_to_pll_5	out	64				
avmms0readin1avmms0readdataout32avmms0writein1avmms0writedatain32 Avalon slave port connected to phase shift modules of LMS#1.			Avalon	Slave port 0			
avmm_s0_readdata out 32 avmm_s0_write Avalon slave port connected to phase shift modules of LMS#1. avmm_s0_writedata in 32		in					
avmm_s0_writein1avmm_s0_writedatain32		in					
avmm_s0_writedata in 32		out					
		in		of LMS#1.			
avmm_s0_waitrequest out 1							
	avmm_s0_waitrequest	out	1				

Port	Type	Width	Description
			Slave port 1
avmm_s1_address	in	9	
avmm_s1_read	in	1	
avmm_s1_readdata	out	32	Avalon slave port connected to phase shift modules
avmm_s1_write	in	1	of LMS#2.
avmm_s1_writedata	in	32	
avmm_s1_waitrequest	out	1	
		Avalon	master port 0
avmm_m0_address			
0 1	out	8	
avmm_m0_read	out	1	
avmm_m0_waitrequest			
	in	1	
avmm_m0_readdata	01.4	0	
217mm m0 maadda+1:-1	out	8	Avalon master port connected no VCTCXO tamer
avmm_m0_readdatavalid	in	1	module
avmm m0 write	in	ı	
A A LIGHT INO MITCE	out	1	
avmm m0 writedata	Jul	'	
aviiiii_iiio_wiiicaaca	out	8	
avmm m0 clk clk	out	J	
	out	1	
avmm m0 reset reset	out	1	
		Configur	ation registers
from fpgacfg 0	out	512	
to fpgacfg 0	in	512	
from fpgacfg 1	out	512	
to fpgacfg 1	in	512	
from fpgacfg 2	out	512	
to fpgacfg 2	in	512	
from pllcfg	out	512	
to_pllcfg	in	512	
from_tstcfg	out	512	
to tstcfg	in	512	
to_tstcfg_from_rxtx	in	512	
from txtspcfg 0	out	512	
to txtspcfg 0	in	512	Input/output ports from/to SPI configuration registers
from txtspcfg 1	out	512	
to txtspcfg 1	in	512	
from rxtspcfg	out	512	
to rxtspcfg	in	512	
from periphcfg	out	512	
to periphcfg	in	512	
from tamercfg	out	512	
to tamercfg	in	512	
from gnsscfg	out	512	
to gnsscfg	in	512	
from memcfg	out	512	
to memcfg	in	512	
co_memery	11.1	312	

3.3.1 Registers of fpgacfg module

Table 6 Register description of fpgacfg module

Address	Def.	escription of fpgacfg module Bits Name Description					
11ddi ess	value	Dits	Tune	Description			
0x0000				Board identification number			
UXUUUU		15-0 Board ID LimeSDR-PCIe (Default 000F)					
0x0001				ateware version control			
0.00001		15-0	GW_VER	Gatewate version number			
0x0002				ateware revision control			
		15-0	GW_REV	Gateware revision number			
		15.7		Board version control			
0x0003		15-7 6-4	Reserved BOM_VER	Bill of material version			
		3-0	HW_VER	Hardware version.			
0x0004	0000	15-0	Reserved	Hardware version.			
030004	0000	13-0		selection for TX and RX interfaces			
		15-2	Reserved	Selection for 12x and 12x interfaces			
		10.2	Tropor you	RX clk:			
		1		0 - PLL source (Default)			
0x0005	0000		DDCCE CLE EN	1 - Direct clock source			
			DRCT_CLK_EN	TX clk:			
		0		0 - PLL source (Default)			
				1 - Direct clock source			
0x0006	0000	15-0	Reserved				
		15.10		TX MIMO Channel control			
		15-10	Reserved	TX ch. 1:			
		9		1 X cn. 1: 0 - Disabled			
		9		1 - Enabled (Default)			
			CH_EN	TX ch. 0:			
	0303	8		0 - Disabled			
0x0007				1 - Enabled (Default)			
0.10007		7-2	Reserved	2 Endored (2 Visiality)			
				RX ch. 1:			
		1		0 - Disabled			
			CH_EN	1 - Enabled (Default)			
			CII_EIV	RX ch. 0:			
		0		0 - Disabled			
				1 - Enabled (Default)			
		15.11		DIQ interface control			
		15-11	Reserved	Netword			
		10	DLB_EN	Not used Real at symphonization using timestamps:			
		9	SYNCH_DIS	Packets synchronization using timestamps: 0 - Enabled			
		7	STITCH_DIS	1 - Disabled (Default)			
				MIMO mode:			
		8	MIMO_INT_EN	0 - Disabled			
				1 - Enabled (Default)			
				TRXIQ_pulse mode:			
00000	0102	7	TRIQ_PULSE	0 - OFF (Default)			
0x0008	0102			1 - ON			
				DIQ interface mode:			
		6	DDR_EN	0 - SDR			
				1 - DDR (Default)			
				Limelight port mode:			
		5	MODE	0 - TRXIQ (Default)			
				1 - JESD207 (Currently not implemented)			
		4-2	Reserved	T. C. 1 111 1 2			
		1.0	CMDL MADELL	Interface sample width selection:			
		1-0	SMPL_WIDTH	"10" - 12bit (Default) "01" - Do not use			
<u> </u>		L		01 - DO not use			

Address	Def. value	Bits	Name	Description
				"00" - 16bit
				Packet control
		15-2	Reserved	
0x0009	0003	1	TXPCT_LOSS_CLR	TX packets dropping flag clear: 0 - Normal operation (Default) 1 - Rising edge clears flag
		0	SMPL_NR_CLR	Reset timestamp: 0 - Normal operation (Default) 1 - Timestamp is cleared
				X and TX module control
		15-10	Reserved	
		9	TX_PTRN_EN	Test pattern on TX: 0 - Disabled (Default) 1 - Enabled
0x000A	0000	8	RX_PTRN_EN	Test pattern on RX: 0 - Disabled (Default) 1 - Enabled
0.00071	0000	7-2	Reserved	1 Entroited
		1	TX_EN	TX chain: 0 - Disabled (Default) 1 - Enabled
		0	RX_EN	RX chain: 0 - Disabled (Default) 1 - Enabled
0x000B	0000	15-0	Reserved	
				WFM player control 1
		15-2	Reserved	
0x000C	0003	1	WEM CH EN	WFM ch.1: 0 - Disabled 1 - Enabled (Default)
		0	WFM_CH_EN	WFM ch.0: 0 - Disabled 1 - Enabled (Default)
				WFM player control 2
		15-3	Reserved	Triplayer control 2
0x000D	0001	2	WFM_LOAD	WFM player file load: 0 to 1 transition starts WFM file loading 0 - WFM file loading disabled (Default)
		1	WFM_PLAY	WFM player loaded file play enable: 0 - Disabled 1 - Enabled (Default)
		0	Reserved	
				WFM player control 3
		15-2	Reserved	
0x000E	0002	1-0	WFM_SMPL_WIDTH	WFM player sample width control: "10" - 12bit, (Default) "01" - Do not use "00" - 16bit
0x000F	0000	15-0	Reserved	
0x0010	0000	15-0	Reserved	
0x0011	0000	15-0	Reserved	
				Controlled SPI enable
		15-8	Reserved	
		7	SPI_SS7]
		6	SPI_SS6	
0x0012	FFFF	5	SPI_SS5	1
0A0012		4	SPI_SS4	Not used
		3	SPI_SS3	
		2	SPI_SS2	
		1	SPI_SS1	
		0	SPI_SS0	

Address	Def. value	Bits	S Name Description				
				IS7002 MISC pin control			
		15	Reserved				
		14	LMS2_RXEN				
		13	LMS2_TXEN				
		12	LMS2_TXNRX2				
		11	LMS2_TXNRX1	Not used			
		10	LMS2_CORE_LDO_EN				
		9	LMS2_RESET				
		8	LMS2_SS				
		7	Reserved				
		6	LMS1_RXEN	RX hard enable: 0 - Disabled 1 - Enabled (Default)			
0x0013	6F6F	5	LMS1_TXEN	TX hard enable: 0 - Disabled 1 - Enabled (Default)			
		4	LMS1_TXNRX2	Port 2 mode selection: 0 - TXIQ (Default) 1 - RXIQ			
		3	LMS1_TXNRX1	Port 1 mode selection: 0 - TXIQ 1 - RXIQ (Default)			
		2	LMS1_CORE_LDO_EN	Internal LDO control: 0 - Disabled (Default) 1 - Enabled			
		1	LMS1_RESET	Hardware reset: 0 - Reset activated 1 - Reset inactive (Default)			
		0	LMS1_SS	Not used			
0x0014	0000	15-0	Reserved for lms3_4				
0x0015	0000	15-0	Reserved for lms5-6				
0x0016	0000	15-0	Reserved for lms7-8				
				IO for external periphery			
		15-14	Reserved				
		13	GPIO13				
		12	GPIO12				
		11	GPIO11				
		10	GPIO10	Not used			
		9	GPIO9				
		8	GPIO8				
		7	GPIO7				
		I		Ch. B shunt:			
		6	GPIO6	0 - Disabled			
		6	GPIO6	0 - Disabled 1 - Enabled (Default)			
		6		0 - Disabled 1 - Enabled (Default) Ch. B attenuator			
0x0017	0000	5	GPI05	0 - Disabled 1 - Enabled (Default)			
0x0017	0000			0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled			
0x0017	0000			0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default)			
0x0017	0000			0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled			
0x0017	0000	5	GPIO5 GPIO4	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled			
0x0017	0000	5	GPIO5	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default)			
0x0017	0000	5 4 3	GPIO5 GPIO4 GPIO3	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt:			
0x0017	0000	5	GPIO5 GPIO4	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled			
0x0017	0000	5 4 3	GPIO5 GPIO4 GPIO3	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt:			
0x0017	0000	5 4 3	GPIO5 GPIO4 GPIO3 GPIO2	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled 1 - Enabled (Default) Ch. A attenuator:			
0x0017	0000	5 4 3	GPIO5 GPIO4 GPIO3	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled 1 - Enabled (Default)			
0x0017	0000	5 4 3 2	GPIO5 GPIO4 GPIO3 GPIO2	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled 1 - Enabled (Default) Ch. A attenuator: 0 - Disabled (Default) 1 - Enabled (Default)			
0x0017	0000	5 4 3 2	GPIO5 GPIO4 GPIO3 GPIO2	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled 1 - Enabled (Default) Ch. A attenuator: 0 - Disabled (Default) 1 - Enabled (Default) RF loopback ch. A:			
0x0017	0000	5 4 3 2	GPIO5 GPIO4 GPIO3 GPIO2	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled 1 - Enabled (Default) Ch. A attenuator: 0 - Disabled (Default) 1 - Enabled (Default)			
0x0017	0000	5 4 3 2	GPIO5 GPIO4 GPIO3 GPIO2 GPIO1	0 - Disabled 1 - Enabled (Default) Ch. B attenuator 0 - Disabled (Default) 1 - Enabled RF loopback ch. B: 0 - Disabled (Default) 1 - Enabled Reserved Ch. A shunt: 0 - Disabled 1 - Enabled (Default) Ch. A attenuator: 0 - Disabled (Default) 1 - Enabled (Default) RF loopback ch. A:			

Address	Def. value	Bits	Name	Description
		0	DEV_CTRL0	Not used
0x0019		15-0	Reserved	
				Onboard led control
		15	Reserved	
		14	Reserved	
		13	Reserved	
		12	Reserved	
		11	Reserved	
		10	Reserved	
		9	Reserveds	
		<u>8</u> 7	Reserved	
		/	Reserved	Communication of the section of the
		6	FPGA_LED2_G	Green LED2 control, do not turn on while red LED2 is on: 0 - OFF (Default) 1 - ON
0x001A	0000	5	FPGA_LED2_R	Red LED2 control, do not turn on while green LED2 is on: 0 - OFF (Default) 1 - ON
		4	FPGA_LED2_OVRD	LED2 control override: 0 - OFF (Default) 1 - ON
		3	Reserved	
		2	FPGA_LED1_G	Green LED1 control, do not turn on while red LED1 is on: 0 - OFF (Default) 1 - ON
		1	FPGA_LED1_R	Red LED1 control, do not turn on while green LED1 is on: 0 - OFF (Default) 1 - ON
		0	FPGA_LED1_OVRD	LED1 control override: 0 - OFF (Default) 1 - ON
		15-8	Reserved	
		7	Reserved	
		6	Reserved	
		5	Reserved	
0x001B	0000	4	Reserved	
		3	Reserved	
		2	Reserved Reserved	
		0	Reserved	
		15-3	Reserved	Onboard led control
		100		Green FX3 control, do not turn on while red FX3 is on:
		2	FX3_LED_G	0 - OFF (Default)
				1 - ON
0x001C	0000	1	FX3_LED_R	Red FX3 control, do not turn on while green FX3 is on: 0 - OFF (Default) 1 - ON
		0	FX3_LED_OVRD	FX3 control override: 0 - OFF (Default) 1 - ON
0x001D	0000	15-0	Reserved	
0x001E	0000	15-0	Reserved	
0x001F	0000	15-0	Reserved	

3.3.2 Registers of pllcfg module

Table 7 Register description of pllcfg module

Address	Def.	Bits	of pllcfg module Name	Description
0x0020	value 0000	15-0	Reserved	
0x0020	0000	13-0	Reserved	PLL configuration status
		15-4	Reserved	122 comgunation services
				Auto phase configuration error status:
		3	AUTO_PHCFG_ERR	0 – no error
				1 – Error
		2	AUTO DUCEC DONE	Auto phase configuration status:
0x0021	0001	2	AUTO_PHCFG_DONE	0 – Not done 1 – Done
				PLL reconfiguration busy status:
		1	BUSY	0 – Idle
				1 – Busy
				PLL configuration status:
		0	DONE	0 – Not done
				1 – Done
		15.0	Decembed .	PLL lock status
		15-2	Reserved	RX PLL:
		1		0 – No lock
0x0022	0000	•		1 – Locked
			PLL_LOCK	TX PLL:
		0		0 – No lock
				1 – Locked
				PLL control
		15	PHCFG_MODE	
		14		PLL phase configuration mode: 0 - Manual
		14		0 - Manual 1 - AUTO
			PHCFG_UpDn	Phase shift direction:
		13		0 - Down
				1 - Up
				Counter index for phase shift:
				0000 - All output counters
		12-8	CNT_IND	0001 - M counter
				0010 - C0 counter 0011 - C1 counter
				PLL index for reconfiguration:
0x0023	0000	7-3		0000 - TX PLL
			PLL_IND	0001 - RX PLL
				Do not use other index values
				Reset bit for PLL:
		2	PLLRST_START	0 - Reset inactive
				0 to 1 transition triggers reset for PLL with selected index
				Phase shift start: 0 - Phase shift process inactive
		1	PHCFG_START	0 to 1 - transition triggers phase shift process for PLL with selected
				indexes
				PLL reconfiguration start:
		0	PLLCFG_START	0 - Phase shift process inactive
				0 to 1 - transition triggers phase shift process for PLL with selected
			L	indexes PLL reconfiguration settings
0x0024	0000	15-0	CNT_PHASE	Counter phase value
		15-0	Reserved	Courses priase value
		14-11	PLLCFG_BS	Bandwidth setting (Not used)
		10-8	CHP_CURR	PLL charge Pump Current (1)
0x0025	01F0			PLL VCO division value
		7	PLLCFG_VCODIV	0 = 2
				1=1
		6-2	PLLCFG_LF_RES	PLL Loop filter resistance (1)

Address	Def. value	Bits	Name	Description
		1-0	PLLCFG_LF_CAP	PLL Loop filter capacitance (1)
		15-4	Reserved	
		3	M_ODDDIV	
0x0026	0001	2	M_BYP	
		1	N_ODDDIV	
		0	N_BYP	
		15	C7_ODDDIV	_
		14	C7_BYP	
		13	C6_ODDDIV	4
		12	C6_BYP	-
		11	C5_ODDDIV C5_BYP	
		9	C4_ODDDIV	-
		8	C4_BYP	
0x0027	555A	7	C3_ODDDIV	
		6	C3_BYP	
		5	C2_ODDDIV	
		4	C2_BYP	
		3	C1_ODDDIV	
		2	C1_BYP	Counter bypass and odd division control bits (1)
		1	C0_ODDDIV	71
		0	C0_BYP	
		15	C15_ODDDIV	
		14	C15_BYP	
		13	C14_ODDDIV	
		12	C14_BYP	
		11	C13_ODDDIV	
		10	C13_BYP	
	5555	9	C12_ODDDIV	
0x0028		8	C12_BYP	
0.10020		7	C11_ODDDIV	
		6	C11_BYP	
		5	C10_ODDDIV	
		4	C10_BYP	1
		3 2	C9_ODDDIV C9_BYP	-
			C9_BYP C8_ODDDIV	-
		0	C8_BYP	
0x0029		15-0	Reserved	
0x0029		15-8	N_HCNT[15:8]	
0x002A	0000	7-0	N_LCNT[7:0]	N counter values (1)
		15-8	M_HCNT[15:8]	
0x002B	0000	7-0	M_LCNT[7:0]	M counter values (1)
0x002C	0000	15-0	M_FRAC[15:0]	WA 1 1 20 1 A A A 1 20 1
0x002D	0000	15-0	M_FRAC[31:16]	M fractional counter values (Only for fractional PLL) (1)
		15-8	C0_HCNT[15:8]	C0t(l)
0x002E	0000	7-0	C0_LCNT[7:0]	C0 counter values (1)
0002E	0000	15-8	C1_HCNT[15:8]	C1 counter values (1)
0x002F	0000	7-0	C1_LCNT[7:0]	C1 counter values (**)
0x0030	0000	15-8	C2_HCNT[15:8]	C2counter values (1)
0.00000	0000	7-0	C2_LCNT[7:0]	Czeoumei values V
0x0031	0000	15-8	C3_HCNT[15:8]	C3 counter values (1)
0.00031	0000	7-0	C3_LCNT[7:0]	Co counter variety
0x0032	0000	15-8	C4_HCNT[15:8]	C4 counter values (1)
	- 300	7-0	C4_LCNT[7:0]	
0x0033	0000	15-8	C5_HCNT[15:8]	C5 counter values (1)
-		7-0	C5_LCNT[7:0]	
0x0034	0000	15-8	C6_HCNT[15:8]	C6 counter values (1)
		7-0	C6_LCNT[7:0] C7_HCNT[15:8]	
0x0035	0000	15-8 7-0	C7_HCNT[7:0]	C7 counter values (1)
L	l	7-0	C/_LCNI[/.U]	1

Address	Def.	Bits	Name	Description
	value			
0x0036	0000	15-8	C8_HCNT[15:8]	C8 counter values (1)
0x0030	0000	7-0	C8_LCNT[7:0]	Co counter values V
0x0037	0000	15-8	C9_HCNT[15:8]	C9 counter values (1)
0x0037	0000	7-0	C9_LCNT[7:0]	C9 counter values (*)
0x0038		15-0	Reserved	
0x0039		15-0	Reserved	
0x003A		15-0	Reserved	Reserved for C10-C15 counter values
0x003B		15-0	Reserved	Reserved for C10-C13 counter values
0x003C		15-0	Reserved	
0x003D		15-0	Reserved	
0x003E	0FFF		_	Auto phase shift options
UXUUSE	UFFF		AUTO_PHCFG_SMPLS	Samples to compare in auto phase shift mode
0x003F	0002		AUTO_PHCFG_STEP	Step size for auto phase

Note 1: For detailed description see "Cyclone IV Device Handbook", Chapter 5. Clock Networks and PLLs in Cyclone IV Devices.

3.3.3 Registers of tstcfg module

Table 8 Register description of tstcfg module

Address	Def. value	Bits	Туре	Name	Description		
		SPI signature					
0.0060	0000	15-8		Reserved			
0x0060	00F0	7-4	R	SPI_SIGN_REZULT	Inverted bits from SPI_SIGN register		
		3-0	R/W	SPI_SIGN	SPI module test register.		
					Test enable		
		15-6		Reserved			
					DDR2_2 memory test:		
		5	R/W	DDR2_2_TST_EN	0 - Disabled (Default)		
					1 - Enabled		
					DDR2_2 memory test:		
		4	R/W	DDR2_1_TST_EN	0 - Disabled (Default)		
					1 - Enabled		
					Phase detector test:		
		3	R/W	ADF_TST_EN	0 - Disabled (Default)		
0x0061	0000				1 - Enabled		
					VCTCXO test:		
		2	R/W	VCTCXO_TST_EN	0 - Disabled (Default)		
					1 - Enabled		
		1 R/W	Si5351C_TST_EN	Si5351C clock test:			
				0 - Disabled (Default)			
			\		1 - Enabled		
					FX3 PCLK clock test:		
		0	0 R/W I	FX3_PCLK_TST_EN	0 - Disabled (Default)		
					1 - Enabled		
0x0062				Reserved			
					Error insertion		
		15-6		Reserved			
					DDR2_2 insert error to memory test:		
		5	R/W	DDR2_2_TST_FRC_ERR	0 - Disabled (Default)		
					1 - Enabled		
					DDR2_1 insert error to memory test:		
0x0063	0000	4	R/W	DDR2_1_TST_FRC_ERR	0 - Disabled (Default)		
					1 - Enabled		
			3 R/W		Insert error to phase detector test:		
		3		ADF_TST_FRC_ERR	0 - Disabled (Default)		
					1 - Enabled		
		2	R/W	VCTCXO_TST_FRC_ERR	Insert error to VCTCXO test:		
			10 11	TOTOMO_ISI_FRO_ERR	0 - Disabled (Default)		

Address	Def. value	Bits	Туре	Name	Description
		1	R/W	Si5351C_TST_FRC_ERR	1 - Enabled Insert error to Si5351C clock test: 0 - Disabled (Default)
		0	R/W	FX3_PCLK_TST_FRC_ERR	1 - Enabled Insert error to FX3 PCLK clock test: 0 - Disabled (Default) 1 - Enabled
0x0064				Reserved	
					Test status
		15-6		Reserved	
		5	R	DDR2_2_TST_CMPLT	DDR2_2 test status: 0 - Not completed 1 - Completed
		4	R	DDR2_1_TST_CMPLT	DDR2_1test status: 0 - Not completed 1 - Completed
0x0065	0000	3	R	ADF_TST_CMPLT	Phase detector test status: 0 - Not completed 1 - Completed
		2	R	VCTCXO_TST_CMPLT	VCTCXO test status: 0 - Not completed 1 - Completed
		1	R	Si5351C_TST_CMPLT	Si5351C clock test status: 0 - Not completed 1 - Completed
		0	R	FX3_PCLK_TST_CMPLT	FX3 PCLK clock test status: 0 - Not completed 1 - Completed
0x0066				Reserved	
			1		Test results
		5	R	Reserved DDR2_2_TST_REZ	DDR2_2 test result: 0 - Fail
0x0067	0000	4	R	DDR2_1_TST_REZ	1 - Pass DDR2_1 test result: 0 - Fail 1 - Pass
		3	R	ADF_TST_REZ	Not used
		2	R	VCTCXO_TST_REZ	Not used
		1	R	Si5351C_TST_REZ	Not used
		0	R	FX3_PCLK_TST_REZ	Not used
					t test counter values
0x0068			\	Reserved	
0x0069			R	FX3_CLK_CNT	FX3 PCLK clock counter value
0x006A			R	Si5351C_CLK0_CNT	Si5351C CLKO counter value
0x006B			R	Si5351C_CLK1_CNT	Si5351C CLK1 counter value
0x006C			R	Si5351C_CLK2_CNT	Si5351C CLK2 counter value
0x006D			R	Si5351C_CLK3_CNT	Si5351C CLK3 counter value
0x006E				Reserved	
0x006F			R	Si5351C_CLK5_CNT	Si5351C CLK5 counter value
0x0070			R	Si5351C_CLK6_CNT	Si5351C CLK6 counter value
0x0071			R	Si5351C_CLK7_CNT	Si5351C CLK7 counter value
0x0072			R	LMK_CLK_CNT_L	LMK clock counter value
0x0073			R	LMK_CLK_CNT_H	
0x0074			R	ADF_CNT	ADF transition count value
0x0075				Reserved	
				DDR2_1	detailed test results 1
		15-3		Reserved	
0x0076		2	R	DDR2_1_TST_FAIL	DDR2_1 test result: 0 - Test not completed

Address	Def. value	Bits	Type	Name	Description		
					1 - Fail		
					DDR2_1 test result:		
		1	R	DDR2_1_TST_PASS	0 - Test not completed		
					1 - Pass		
					DDR2_1 test result:		
		0	R	DDR2_1_TST_CMPLT	0 - Test not completed		
					1 - Test complete		
				DDR2_1 de	etailed test results 2		
0x0077					DDR2_1 data [15:0] bus pas not fail per bit:		
0x0077		15-0	R	DDR2_1_PNF_PER_BIT_L	0 - Fail		
					1 - Pass		
				DDR2_1 de	etailed test results 3		
0x0078					DDR2_1 data [31:16] bus pas not fail per bit:		
0.0078		15-0	R	DDR2_1_PNF_PER_BIT_H	0 - Fail		
					1 - Pass		
0x0079		15-0		Reserved			
		DDR2_2 detailed test results 1					
		15-3		Reserved			
					DDR2_2 test result:		
		2	R DDR2_2_TST_FAIL	0 - Test not completed			
					1 - Fail		
0x007A				DDR2_2 test result:			
		1	R DDR2_2_TST_PASS	0 - Test not completed			
					1 - Pass		
				DDR2_2_TST_CMPLT	DDR2_2 test result:		
		0	R		0 - Test not completed		
					1 - Test complete		
				DDR2_2 de	etailed test results 2		
0x007B					DDR2_2 data [15:0] bus pas not fail per bit:		
0X007B		15-0	R	DDR2_2_PNF_PER_BIT_L	0 - Fail		
					1 - Pass		
				DDR2_2 de	etailed test results 3		
0x007C					DDR2_2 data [31:16] bus pas not fail per bit:		
0.1007.0		15-0	R	DDR2_2_PNF_PER_BIT_H	0 - Fail		
					1 - Pass		
0x007D	AAAA		- 6::		test pattern 1		
		15-0	R/W	TX_TST_I	TX test pattern I sample value		
0x007E	5555				test pattern 2		
	1000	15-0	R/W	TX_TST_Q	TX test pattern Q sample value		
0x007F		15-0		Reserved			

3.3.4 Registers of txtspcfg module

Table 9 regsiters of txtspcfg module

Address	Def. value	Bits	Type	Name	Description
		Control			
		15-8		Reserved	
		2			Input select:
			R/W	INSEL	0 - TX path (Default)
0x0080	0081				1 - NCO
		1	R/W	Reserved	
					Module enable:
		0	R/W	EN	0 - Disabled
					1 - Enabled (Default)
		Corrector values			
0x0081	07FF	15-6		Reserved	

Address	Def. value	Bits	Type	Name	Description
		10-0	R/W	gcorrQ	Q gain corrector value
0x0082	07FF	15-6		Reserved	
0x0082	0/11	10-0	R/W	gcorrI	I gain corrector value
0.0002	0000	15-		Reserved	
0x0083	0000	12 11-0	R/W	IQcorr	IQ corrector value
		15-8	R/W	dccorrI	1Q corrector value
0x0084	0000	7-0	R/W	dccorrQ	DC corrector values
0x0085				Reserved	
0x0086				Reserved	
0x0087		1		Reserved	
					rectro bypass
		15-4		Reserved	
		3	R/W	DC_BYP	DC corrector bypass: 0 - Not bypassed (Default) 1 - Bypassed
		2		Reserved	
0x0088	0000	1	R/W	GC_BYP	Gain corrector bypass: 0 - Not bypassed (Default) 1 - Bypassed
		0	R/W	РН_ВҮР	IQ corrector bypass: 0 - Not bypassed (Default) 1 - Bypassed
0x0089				Reserved	
0x008A				Reserved	
0x008B				Reserved	
0x008C				Reserved	
0x008D				Reserved	
0x008E				Reserved	
0x008F				Reserved	
0x0090				Reserved	
0x0091				Reserved	
0x0092				Reserved	
0x0093				Reserved	
0x0094				Reserved	
0x0095				Reserved	
0x0096				Reserved	
0x0097				Reserved	
0x0098				Reserved	
0x0099				Reserved	
0x009A				Reserved	
0x009B				Reserved	
0x009C			\	Reserved	
0x009D				Reserved	
0x009E				Reserved	
0x009F				Reserved	

3.3.5 Registers of rxtspcfg module

Table 10 regsiters of rxtspcfg module

Tuble 10 10	egsiters of ratsperg mount						
Address	Def. value	Bits	Type	Name	Description		
	Control						
		15-1		Reserved			
0x00A0	0081				Module enable:		
		0	R/W	EN	0 - Disabled		
					1 - Enabled (Default)		
		Corrector values					
0x00A1	07FF	15-6		Reserved			

	ĺ	10-0	R/W	gcorrQ	Q gain corrector value
0.0010	٥٩٠	15-6		Reserved	
0x00A2	07FF	10-0	R/W	gcorrI	I gain corrector value
		15-		Reserved	
0x00A3	0x00A3 0000	12			
		11-0	R/W	IQcorr	IQ corrector value
0x00A4	0000	15-3 2-0	R/W R/W	Reserved DCCORR_AVG	DC comportor valve
0x00A5		2-0	K/ W	Reserved	DC corrector value
0x00A3				Reserved	
0x00A0		+		Reserved	
		+			
0x00A8				Reserved	
0x00A9		+		Reserved	
0x00AA				Reserved	
0x00AB				Reserved	
		15-3	l	Reserved	Corrector bypass
		13-3		Reserved	DC corrector bypass:
		2	R/W	DC_BYP	0 - Not bypassed (Default) 1 - Bypassed
0x00AC	0x00AC 0000	1	R/W	GC_BYP	Gain corrector bypass: 0 - Not bypassed (Default) 1 - Bypassed
		0	R/W	РН_ВУР	IQ corrector bypass: 0 - Not bypassed (Default) 1 - Bypassed
0x00AD				Reserved	
0x00AE				Reserved	
0x00AF				Reserved	
0x00B0				Reserved	
0x00B1				Reserved	
0x00B2				Reserved	
0x00B3				Reserved	
0x00B4				Reserved	
0x00B5				Reserved	
0x00B6				Reserved	
0x00B7				Reserved	
0x00B8				Reserved	
0x00B9				Reserved	
0x00BA				Reserved	
0x00BB				Reserved	
0x00BC				Reserved	
0x00BD		1		Reserved	
0x00BE				Reserved	
0x00BF				Reserved	

3.3.6 Registers of periphcfg module

Table 11 Register description of periphcfg module

14010 11 1	egister ares		cription of peripherg module						
Address	Def.	Bits	Type	Name	Description				
	value								
		Board GPIO control 1							
		15-8		Reserved					
0x00C0	FFFF	7-0	R/W	BOARD_GPIO_OVRD	GPIO control override (each bit controls corresponding GPIO): 0 - Dedicated function 1 - Overridden by user (Default)				
0x00C1		15-0		Reserved for GPIO					
0x00C2	0000		Board GPIO control 2						

Address	Def. value	Bits	Type	Name	Description
	i i	15-8		Reserved	
		7-0	R	BOARD_GPIO_RD	GPIO read value (each from corresponding GPIO): 0 - Low level 1 - High level
0x00C3		15-0		Reserved for GPIO	
				Board	d GPIO control 3
		15-8		Reserved	
0x00C4	0000	7-0	R/W	BOARD_GPIO_DIR	Onboard GPIO direction (each bit controls corresponding GPIO): 0 - Input (Default) 1 - Output
0x00C5		15-0		Reserved for GPIO	
					d GPIO control 4
		15-8		Reserved	
0x00C6	0000	7-0	R/W	BOARD_GPIO_VAL	GPIO output value (each bit controls corresponding GPIO): 0 - Low level 1 - High level
0x00C7		15-0		Reserved for GPIO	
0x00C8	0000	15-0		PERIPH_INPUT_RD_0	Not used
0x00C9	0000	15-0		PERIPH_INPUT_RD_1	Not used
0x00CA	1	15-0		Reserved	
0x00CB		15-0		Reserved	
0.10002	0000	10 0			peripheral control 1
		15-1		Dom'u p	Not used
0x00CC		0 R/W		PERIPH_OUTPUT_OVRD_0	Fan control override: 0 - Dedicated function (Default)
	 			Doord v	1 - User controlled peripheral control 1
		15 1		Боаги р	Not used
0x00CD	0000	0	R/W	PERIPH_OUTPUT_VAL_0	Fan control pin: 0 - OFF (Default) 1- ON
0x00CE	0000	15-0		PERIPH_OUTPUT_OVRD_1	Not used
0x00CF	0000	15-0		PERIPH_OUTPUT_VAL_1	Not used
0x00D0		15-0		Reserved	
0x00D1		15-0		Reserved	
0x00D2		15-0		Reserved	
0x00D3		15-0		Reserved	
0x00D4		15-0		Reserved	
0x00D5		15-0		Reserved	
0x00D6		15-0		Reserved	
0x00D7		15-0		Reserved	
0x00D8		15-0		Reserved	
0x00D8	1	15-0		Reserved	
0x00DA	1	15-0		Reserved	<u> </u>
0x00DA 0x00DB	1	15-0		Reserved	
0x00DB	 	15-0		Reserved	
	 	15-0			
0x00DD 0x00DE	 	15-0		Reserved Reserved	
	 				+
0x00DF		15-0	l	Reserved	

3.3.7 Registers of vctcxocfg module

Table 12 Registers of vctcxocfg module

Tuble 12 I	tuble 12 Registers of Vetexoeig mouth						
Address	Def. value	Bits	Type	Name	Description		
0x00E0	0000		Control				

Address	Def. value	Bits	Type	Name	Description		
		15-1		Reserved			
		0	R/W	EN	1 - Enabled, 0 - Disabled		
					Status		
		15-8		Reserved			
0x00E1	0000	7-4	R	ACCURACY	"0000" - tune disabled or lowest accuracy, 0001 – 1s tune, 0010 – 2s tune, 0011 – 3s tune (highest accuracy).		
		3-0	R	STATE	"0000" - Coarse Tune, "0001" - Fine tune		
0x00E2	0000	15-0	R	DAC_TUNED_VAL	DAC tuned value to get frequency with best accuracy		
				Tune settings			
0x00E3	-	15-0	R/W	PPS_1S_ERR_TOL_L	Error tolerance value in 1s period (32 bit value, L – lower		
0x00E4	-	15-0	R/W	PPS_1S_ERR_TOL_H	16 b, H – upper 16b). Default values are board dependant.		
0x00E5	-	15-0	R/W	PPS_10S_ERR_TOL_L	Error tolerance value in 10s period (32 bit value, L –		
0x00E6	-	15-0	R/W	PPS_10S_ERR_TOL_H	lower 16 b, H – upper 16b). Default values are board dependant.		
0x00E7	-	15-0	R/W	PPS_100S_ERR_TOL_L	Error tolerance value in 100s period (32 bit value, L –		
0x00E8	-	15-0	R/W	PPS_100S_ERR_TOL_H	lower 16 b, H – upper 16b). Default values are board dependant.		
					Error values		
0x00E9	0000	15-0	R	PPS_1S_ERR_L	Error count in 1s period (32 bit signed value, L – lower 16		
0x00EA	0000	15-0	R	PPS_1S_ERR_H	b, H – upper 16b)		
0x00EB	0000	15-0	R	PPS_10S_ERR_L	Error count in 10s period (32 bit signed value, L – lower		
0x00EC	0000	15-0	R	PPS_10S_ERR_H	16 b, H – upper 16b)		
0x00ED	0000	15-0	R	PPS_100S_ERR_L	Error count in 100s period (32 bit signed value, L – lower		
0x00EE	0000	15-0	R	PPS 100S ERR H	16 b, H – upper 16b)		

3.3.8 Registers of gnsscfg module

Table 13 Registers of gnsscfg module

Address	Def. value	Bits	Type	Name	Description
					Control
00100	-0000	15-1		Reserved	
0x0100	s0000	0	R/W	EN	1 - Enabled, 0 - Disabled
					Status
0x0101	0000	15- 12		Reserved	
		11-0	R	GPRMC_UTC_SSS0	
0x0102	0000	15-8	R	GPRMC_UTC_MM	UTC of position fix (BCD format). HH-MM-SS1.SSS0
0X0102	0000	7-0	R	GPRMC_UTC_SS1	
0x0103	0000	15-8		Reserved	
0x0103	0000	7-0	R	GPRMC_UTC_HH	
0x0104 0000	15-1		Reserved		
	0000	0	R	GPRMC_STATUS	Status $1 = Data valid$, $0 = Navigation receiver warning$
0.0105	0x0105 0000	15-8	R	GPRMC_LAT_LL1	
0.0103		7-0	R	GPRMC_LAT_LL0	Latitude,LL3-LL2.LL1-LL0
0x0106	0000	15-8	R	GPRMC_LAT_LL3	Lautude, EES-EE2.EE1-EE0
0.0100	0000	7-0	R	GPRMC_LAT_LL2	
0x0107	0000	15-1		Reserved	
0.0107	0000	0	R	GPRMC_LAT_N_S	Latitude $0 - N$, $1 - S$
0x0108	0000	15-8	R	GPRMC_LONG_YY1	
0.0100	0000	7-0	R	GPRMC_LONG_YY0	
0x0109	0000	15-8	R	GPRMC_LONG_YY3	Longitude,Y4-YY3-YY2.YY1-YY0
0.0107	0000	7-0	R	GPRMC_LONG_YY2	Longitude, 14-115-112.111-110
0x010A	0000	15-4		Reserved	
UNU1071	0000	3-0	R	GPRMC_LONG_Y4	
0x010B	0000	15-1		Reserved	
CAUTOD	0000	0	R	GPRMC_LONG_E_W	Longitude, 0 – E, 1 – W
0x010C	0000	15-8	R	GPRMC_SPEED_XX1	Speed over ground, knots,XX2-XX1.XX0
0.10100	5000	7-0	R	GPRMC_SPEED_XX0	Speed over ground, know, and a market

Address	Def.	Bits	Type	Name	Description		
	value						
0x010D	0000	15-8		Reserved			
OXOTOD	0000	7-0	R	GPRMC_SPEED_XX2			
0x010E	0000	15-8	R	GPRMC_COURSE_XX1			
UXUIUE	0000	7-0	R	GPRMC_COURSE_XX0	Course Over Crownd doorses True V2 VV1 VV0		
0x010F	0000	0000	0000	15-4		Reserved	Course Over Ground, degrees True, X2-XX1.XX0
UXUIUF	0000	3-0	R	GPRMC_COURSE_X2			
0x0110	0x0110 0000	15-8	R	GPRMC_DATE_MM			
0x0110	0000	7-0	R	GPRMC_DATE_YY	Date: DD-MM-YY		
0x0111	0000	15-8		Reserved	Date: DD-WIWI-Y Y		
0x0111	0000	7-0	R	GPRMC_DATE_DD			
0x0112	0000	15-0		Reserved			
0x0113	0000	15-0		Reserved			
		15-8		Reserved			
0x0114	0000	7-4	R	GPGSA_FIX	1 = Fix not available, 2 = 2D, 3 = 3D		
		3-0		Reserved			

3.4 PCIe interface – pcie_top

Provides data transfer between external host and FPGA trough PCIe interface.

All data exchange between pcie_top module and other FPGA logic is done through FIFO buffers. Module xillybus constantly monitors all FIFO buffers. For example, internal logic writes IQ stream packets containing 4kB data to FIFO buffer through F2H_S0 ports. Once xillybus module detects

that F2H_S0 FIFO buffer is not empty and external host is ready, all data is read from FIFO buffer and written to host controller trough PCIe interface.




Figure 4 pcie_top block diagram

Table 14 Description of pcie_top instances

tuble 11 Description of pere_top instances					
Instance	Description				
xillybus	Provides data transfer between PCIe interface and internal FIFO buffers.				
fifo_inst (F2H_S0)	Stream 0 endpoint FIFO buffer of 8kB size.				
fifo_inst (H2F_S0_0)	Stream 0 endpoint FIFO buffer of 4kB size.				
fifo_inst (H2F _S0_1)	Stream 0 endpoint FIFO buffer of 4kB size.				
fifo_inst (F2H_S1)	Stream 1 endpoint FIFO buffer of 8kB size.				
fifo_inst (H2F _S1_0)	Stream 1 endpoint FIFO buffer of 4kB size.				

Instance	Description
fifo_inst (H2F _S1_1)	Stream 1 endpoint FIFO buffer of 4kB size.
fifo_inst (F2H_S2)	Stream 2 endpoint FIFO buffer of 8kB size.
fifo_inst (H2F _S2_0)	Stream 2 endpoint FIFO buffer of 4kB size.
fifo_inst (H2F _S2_1)	Stream 2 endpoint FIFO buffer of 4kB size.
fifo_inst (F2H_C0)	Control endpoint FIFO buffer of 1kB size.
fifo_inst (H2F_C0)	Control endpoint FIFO buffer of 1kB size.

Table 15 pcie_top module parameters

Parameter	Туре	Default	Description
	Genera	al paramete	ers
dev_family	string	Cyclone V GX	Device family name
g_S0_DATA_WIDTH	integer	32	Stream 0 interface data width
g_S1_DATA_WIDTH	integer	32	Stream 1 interface data width
g_S2_DATA_WIDTH	integer	32	Stream 2 interface data width
g_CO_DATA_WIDTH	integer	8	Control interface data width
	Stream	(PC->FPG	GA)
g H2F S0 0 RDUSEDW WIDTH	integer	9	Host to FPGA stream FIFO read used words size (2 ⁹⁻¹ = 256 words)
g_H2F_S0_0_RWIDTH	integer	128	
g H2F S0 1 RDUSEDW WIDTH	integer	10	
g H2F S0 1 RWIDTH	integer	64	Host to FPGA stream FIFO read word size
g_H2F_S1_0_RDUSEDW_WIDTH	integer	9	Host to FPGA stream FIFO read used words size (29-1 = 256 words)
g_H2F_S1_0_RWIDTH	integer	128	Host to FPGA stream FIFO read word size
g_H2F_S1_1_RDUSEDW_WIDTH	integer	10	Host to FPGA stream FIFO read used words size (2 ¹⁰⁻¹ = 512 words)
g H2F S1 1 RWIDTH	integer	64	
g H2F S2 0 RDUSEDW WIDTH	integer	9	
g H2F S2 0 RWIDTH	integer	128	
g_H2F_S2_1_RDUSEDW_WIDTH	integer	10	Host to FPGA stream FIFO read used words size (2 ¹⁰⁻¹ = 512 words)
g_H2F_S2_1_RWIDTH	integer		Host to FPGA stream FIFO read word size
	Stream	(FPGA->F	
g F2H S0 WRUSEDW WIDTH	integer	11	FPGA to host stream FIFO write used words size (2 ¹¹⁻¹ = 1028 words)
g F2H S0 WWIDTH	integer	64	FPGA to host stream FIFO write word
g F2H S1 WRUSEDW WIDTH	integer	11	FPGA to host stream FIFO write used words size (2 ¹¹⁻¹ = 1028 words)
g_F2H_S1_WWIDTH	integer	64	FPGA to host stream FIFO write word size
g_F2H_S2_WRUSEDW_WIDTH	integer	11	FPGA to host stream FIFO write used words size (2 ¹¹⁻¹ = 1028 words)

Parameter	Туре	Default	Description
			FPGA to host stream FIFO write word
g_F2H_S2_WWIDTH	integer	64	size
	Control	(PC->FPG	GA)
			Host to FPGA control FIFO read used
g_H2F_C0_RDUSEDW_WIDTH	integer	11	words size (2 ¹¹⁻¹ = 1024 words)
			Host to FPGA control FIFO read word
g_H2F_C0_RWIDTH	integer	8	size
	Control	(FPGA->F	PC)
			FPGA to host control FIFO write used
g_F2H_C0_WRUSEDW_WIDTH	integer	11	words size (2 ¹¹⁻¹ = 1024 words)
			FPGA to host control FIFO write word
g_F2H_C0_WWIDTH	integer	8	size

Table 16 pcie_top module ports

Port	Туре	Width	Description		
clk	in	1	Clock 100 MHz		
reset_n	in	1	Reset active low		
		PCIe interface			
pcie_perstn	in	1	Link reactivation		
pcie_refclk	in	1	Reference clock		
pcie_rx	in	4	PCIe Receive ports		
pcie_tx	out	4	PCIe Transmit ports		
pcie_bus_clk	out	1	PCIe bus user interface clock		
		H2F_S0 buffer select			
H2F_S0_0_sel	in	1	0 - H2F_S0_0, 1 - H2F_S0_1		
H2F_S1_0_sel	in	1	0 - H2F_S1_0, 1 - H2F_S1_1		
H2F_S2_0_sel	in	1	0 - H2F_S1_0, 1 - H2F_S1_1		
		Stream 0 endpoint FIFO 0 (Host->FP	GA)		
H2F_S0_0_rdclk	in	1	Read clock		
			Asynchronous clear, active		
H2F_S0_0_aclrn	in	1	low		
H2F_S0_0_rd	in	1	Read request		
H2F_S0_0_rdata	out	g_H2F_S0_0_RWIDTH			
H2F_S0_0_rempty	out	1	Read empty		
H2F_S0_0_rdusedw	out	g_H2F_S0_0_RDUSEDW_WIDTH			
Stream 0 endpoint FIFO 1 (Host->FPGA)					
H2F_S0_1_rdclk	in	1	Read clock		
			Asynchronous clear, active		
H2F_S0_1_aclrn	in	1	low		
H2F_S0_1_rd	in	1	Read request		
H2F_S0_1_rdata	out	g_H2F_S0_1_RWIDTH			
H2F_S0_1_rempty	out	1	Read empty		
H2F_S0_1_rdusedw	out	g_H2F_S0_1_RDUSEDW_WIDTH			
Stream 1 endpoint FIFO 0 (Host->FPGA)					
H2F_S1_0_rdclk	in	1	Read clock		
			Asynchronous clear, active		
H2F_S1_0_aclrn	in	1	low		
H2F_S1_0_rd	in	1	Read request		
H2F_S1_0_rdata	out	g_H2F_S1_0_RWIDTH	Read data		
H2F_S1_0_rempty	out	1	Read empty		
H2F_S1_0_rdusedw	out	g_H2F_S1_0_RDUSEDW_WIDTH			
Stream 1 endpoint FIFO 1 (Host->FPGA)					

Port	Туре	Width	Description
H2F S1 1 rdclk	in	1	Read clock
		•	Asynchronous clear, active
H2F S1 1 aclrn	in	1	low
H2F S1 1 rd	in	1	Read request
H2F S1 1 rdata	out	g_H2F_S1_1_RWIDTH	Read data
H2F S1 1 rempty	out	<u>g_nze </u>	Read empty
H2F S1 1 rdusedw	out	g_H2F_S1_1_RDUSEDW_WIDTH	
1121_21_1_144234		Stream 2 endpoint FIFO 0 (Host->FP	
H2F S2 0 rdclk	in	1	Read clock
1121_22_3_143111			Asynchronous clear, active
H2F S2 0 aclrn	in	1	low
H2F S2 0 rd	in	1	Read request
H2F S2 0 rdata	out	g_H2F_S2_0_RWIDTH	Read data
H2F S2 0 rempty	out	<u>g_:e=_s_:</u>	Read empty
H2F S2 0 rdusedw	out	g_H2F_S2_0_RDUSEDW_WIDTH	
		Stream 2 endpoint FIFO 1 (Host->FP	
H2F S2 1 rdclk	in	1	Read clock
			Asynchronous clear, active
H2F S2 1 aclrn	in	1	low
H2F S2 1 rd	in	1	Read request
H2F S2 1 rdata	out	g_H2F_S2_1_RWIDTH	
H2F S2 1 rempty	out	1	Read empty
H2F S2s 1 rdusedw	out	g_H2F_S2_1_RDUSEDW_WIDTH	
		Stream 0 endpoint FIFO (FPGA->Ho	
F2H S0 wclk	in	1	Write clock
			Asynchronous clear, active
F2H S0 aclrn	in	1	low
F2H S0 wr	in	1	Write request
F2H S0 wdata	in	g F2H S0 WWIDTH	
F2H S0 wfull	out	1	Write full
F2H S0 wrusedw	out	g F2H S0 WRUSEDW WIDTH	Write used words
		Stream 1 endpoint FIFO (FPGA->Ho	ost)
F2H S1 wclk	in	1	Write clock
			Asynchronous clear, active
F2H_S1_aclrn	in	1	low
F2H_S1_wr	in	1	Write request
F2H_S1_wdata	in	g_F2H_S1_WWIDTH	Write data
F2H_S1_wfull	out	1	Write full
F2H_S1_wrusedw	out	g_F2H_S1_WRUSEDW_WIDTH	
		Stream 2 endpoint FIFO (FPGA->Ho	
F2H_S2_wclk	in	1	Write clock
		/	Asynchronous clear, active
F2H_S2_aclrn	in	1	low
F2H_S2_wr	in	1	Write request
F2H_S2_wdata	in	g_F2H_S2_WWIDTH	
F2H_S2_wfull	out	1	Write full
F2H_S2_wrusedw	out	g_F2H_S2_WRUSEDW_WIDTH	Write used words
		Control endpoint FIFO (Host->FPG	
H2F_C0_rdclk	in	1	Read clock
			Asynchronous clear, active
H2F_C0_aclrn	in	1	low
H2F_C0_rd	in	1	Read request
H2F_C0_rdata	out	g_H2F_C0_RWIDTH	Read data

Port	Type	Width	Description	
H2F_C0_rempty	out	1	Read empty	
		Control endpoint FIFO (FPGA->Hos	st)	
F2H_C0_wclk	in	1	Write clock	
			Asynchronous clear, active	
F2H_C0_aclrn	in	1	low	
F2H_C0_wr	in	1	Write request	
F2H_C0_wdata	in	g_F2H_C0_WWIDTH	Write data	
F2H_C0_wfull	out	1	Write full	
Status				
			Indicates when stream	
			endpoint S0 is opened from	
F2H_S0_open	out	1	host.	
			Indicates when stream	
			endpoint S1 s opened from	
F2H_S1_open	out	1	host.	
			Indicates when stream	
			endpoint S2 s opened from	
F2H_S2_open	out	1	host.	

3.5 Packet receive and transmit interface – rxtx_top

Main function of rxtx_top module is for receive and transmit IQ sample packets from/to LMS7002 chip and provide IQ sample synchronization. See **Figure 5** for block diagram and **Table 17** for instance description.




Figure 5 rxtx_top block diagram

Table 17 Description of rxtx top instances

Instance	Description
tx_path_top	Transmit logic. See 3.5.2 Transmit interface – tx_path_top .
rx_path_top	Receive logic. See 3.5.1 Receive interface – rx_path_top .

Table 18 rxtx_top parameters description

Parameter	Туре	Default	Description	
		Cyclone		
DEV_FAMILY	string	V	Device family	
		TX para	ameters	
TX_IQ_WIDTH	integer	12	TX IQ sample width	
TX_N_BUFF	integer	2	TX number of buffers, 2,4 valid values	
TX_IN_PCT_SIZE	integer	4096	TX packet size in bytes	
TX_IN_PCT_HDR_SIZE	integer	16	TX packet header size in bytes	
TX_IN_PCT_DATA_W	integer	128	TX packet read data width	
TX_IN_PCT_RDUSEDW_W	integer	11	TX packet read used words width	
TX_OUT_PCT_DATA_W	integer	64	TX output packet data width	
TX_SMPL_FIFO_WRUSEDW_W	integer	9	TX sample FIFO write used words	
RX parameters				
RX_IQ_WIDTH	integer	12	RX IQ sample width	
RX_INVERT_INPUT_CLOCKS	string	ON	Clock invert option on LMS_DIQ2 interface	
			RX sample buffer read used words width.	
RX_SMPL_BUFF_RDUSEDW_W	integer	11	Words=2 ¹¹⁻¹	
	!t.a.a.a.	44	RX packet buffer read used words width.	
RX_PCT_BUFF_WRUSEDW_W	integer	11	Words=2 ¹¹⁻¹	

Table 19 rxtx_top port description

table 19 rxtx_top port description						
Port	Туре	Width	Description			
Configuration memory ports						
from_fpgacfg	in	t_FROM_FPGACFG;	Configuration registers			
to_tstcfg_from_rxtx	out	t_TO_TSTCFG_FROM_RXTX;	Configuration registers bus			
from_tstcfg	in	t_FROM_TSTCFG;	505			
		TX path				
tx_clk	in	1	TX interface clock			
tx_clk_reset_n	in	1	TX interface reset, active low			
tx pct loss flg	out	1	TX packet loss flag, 0 - No packet loss, 1 - Packet lost.			
tx txant en	out	1	TX transmit flag. 0 - No transmission, 1 - TX is transmitting samples.			
TX interface data						
tx_smpl_fifo_wrreq	out	TX_IQ_WIDTH	Write request			
tx_smpl_fifo_wrfull	in	1	Write full			
tx_smpl_fifo_wrusedw	in	TX_SMPL_FIFO_WRUSEDW_W	Write used words			
tx_smpl_fifo_data	out	128	Write data			
	TX FIFO read ports					
tx in pct reset n req	out	1	TX packet buffer reset request, active low			
tx_in_pct_rdreq	out	1	TX packet buffer read request			
tx_in_pct_data	in	TX_IN_PCT_DATA_W	TX packet buffer read data			

Port	Туре	Width	Description				
			TX packet buffer read				
tx_in_pct_rdempty	in	1	empty				
	_		TX packet buffer read				
tx_in_pct_rdusedw	in	TX_IN_PCT_RDUSEDW_W	used words				
		TX FIFO read ports					
			TX packet FIFO reset				
tx_in_pct_reset_n_req	out	1	request.				
			TX packet FIFO read				
tx_in_pct_rdreq	out	1	request.				
			TX packet FIFO read				
tx_in_pct_data	in	TX_IN_PCT_DATA_W					
			TX packet FIFO read				
tx_in_pct_rdempty	in	1	empty.				
			TX packet FIFO read				
tx_in_pct_rdusedws	out	TX_IN_PCT_RDUSEDW_W	used words.				
	RX path						
rx_clk	in	1	RX interface clock				
_			RX interface reset,				
rx_clk_reset_n	in	1	active low				
RX Sample FIFO ports							
			RX sample FIFO write				
rx_smpl_fifo_wrreq	in	1	request.				
			RX sample FIFO write				
rx_smpl_fifo_data	in	RX_IQ_WIDTH*4	data.				
			RX sample FIFO write				
rx_smpl_fifo_wrfull	out	1	full.				
		RX Packet FIFO ports					
			RX packet buffer reset				
rx_pct_fifo_aclrn_req	out	1	request, active low				
			RX packet buffer write				
rx_pct_fifo_wusedw	in	RX_PCT_BUFF_WRUSEDW_W	used words				
			RX packet buffer write				
rx_pct_fifo_wrreq	out	1	request				
			RX packet buffer write				
rx_pct_fifo_wdata	out	64	data				

3.5.1 Receive interface – rx_path_top

Once rx_path_top **Figure 6** is enabled diq2fifo and data2packets modules starts continuously packing IQ samples into 4kB packets. For packet structure see <u>Stream protocol</u> document.

Packets are written to 16kB F2H_S0 FIFO buffer to maintain continuous data flow in short periods when PCIe host cannot accept data. If PCIe host halts data transfer for longer time period and four packets are buffered into 16kB buffer, FIFO full condition arises and other packets are dropped. When host starts to receive data after FIFO full condition, host should expect to receive those two four packets.

Module rx_path_top provides two 64bit sample counters. One is for TX logic – tx_path_top. TX logic uses this counter to synchronize transmitted LMS_DQ1 samples with received LMS_DIQ2 samples. Other is used for LMS_DI2 samples packing into 4kB packets.

When rx_path_top is enabled diq2fifo module starts to collect IQ samples from LMS_DIQ2 bus, collected samples are written to FIFO buffer and each write enables smpl_cnt:inst4 module to increase its counter value. This means that counter value increases in same continuous rate as IQ sample rate.

Module smpl_cnt:inst3 is used for LMS_DIQ2 samples packing into 4kB packets. Module data2packets reads IQ samples in bursts from FIFO buffer, each read enables smpl_cnt:inst3 module to increase its counter value. One read burst fills one 4kB packet and there are some idle cycles between bursts.




Figure 6 rx_path_top block diagram

Table 20 rx_	path	top	inctance	description
--------------	------	-----	----------	-------------

Instance	Description
fifo_inst	FIFO buffer for storing samples.
data2packets	Module for packing IQ samples to 4kB packets.
smpl_cnt:inst3	Sample counter for tx_path_top.
smpl_cnt:inst4	Sample counter for data2packets module.

3.5.2 Transmit interface – tx_path_top

Transmit module tx_path_top reads IQ samples from H2F_S0_0 FIFO buffer packed in 4kB packets. Packet header (see <u>Stream protocol</u> document) contains sample number (or so-called time stamp) at which packet should be transmitted.

By using sample numbers from rx_path_top and received sample numbers in packet header transmitted IQ samples can be synchronized with received IQ samples.

Module p2d_wr_fsm separates packet header and payload. Packet payload is written into one of four 4kB FIFO buffers located in packets2data module and packet header is stored in p2d_rd module. This module can work in two modes:

- Synchronization enabled module compares received sample number from packet header and sample number from rx_path_top. When sample number from received packet is equal to sample number of rx_path_top module (this means that it is time to send TX packet), read process begins and IQ samples are transmitted to LMS_DIQ1 interface. When sample number from received packet is greater than sample number of rx_path_top module (this means that received packet should be sent after some time) p2d_rd waits until those sample number will be equal. When sample number from received packet is less than sample number of rx_path_top module (this means that packet arrived too late) corresponding FIFO buffer is cleared.
- **Synchronization disabled** module does not compare sample numbers and every received packet is transmitted to LMS DIO1 interface.

Block diagram can be found in Figure 7 and instance description in Table 21.




Figure 7 tx_path_top block diagram

Table 21 tx path top instance description

Instance	Description
packets2data_top	Wrapper file
packets2data	Wrapper file
p2d_wr_fsm	Module reads packets from EP01_0 buffer and places to one of the 4kB FIFO buffers in increasing order and stores corresponding sample number from packet header.
p2d_rd	Module checks one of the FIFO buffers if it is filled with samples in increasing order. When buffer is ready depending on received sample

Instance	Description
	number from packet header and sample number from rx_path_top
	module buffer can be cleared or IQ sample reading begins.
fifo_inst	FIFO buffer
sync_fifo_rw	Dual clock FIFO buffer for clock domain crossing.

3.6 Waveform player – wfm_player_x2_top

Waveform player – wfm_player_x2_top can be used to load waveform from H2F_S0_1, H2F_S2_1, H2F_S2_1, endpoint to external DDR3 memory and played back to LMS1_DIQ1, LMS2_DIQ1 and DAC5672 interface. Samples can be loaded using 4kB packets (see Stream protocol document). External memory can store 512MB of data. Block diagram can be found in Figure 8.




Figure 8 wfm_player_x2_top block diagram

Table 22 wfm player top instance description

Instance	Description
wfm_player	Waveform player instance, reads IQ packets from wfm_0 or wfm_1 FIFO
	buffer and writes to ddr3_av_2x32 module.
ddr3_av_2x32	External DDR3 memory controller.

Table 23 wfm_player_x2_top parameters

Parameter	Туре	Default	Description	
		Cyclon		
DEV_FAMILY	string	еV	Device family	
Exter	nal memoi	y controlle	r parameters	
mem_cntrl_rate	integer	1	External memory controller data rate setting	
mem_dq_width	integer	32	External memory data width	
mem_dqs_width	integer	4	External memory data strobe width	
mem_addr_width	integer	14	External memory address width	
mem_ba_width	integer	3	External memory bank address width	
mem_dm_width	integer	4	External memory data mask width	
Avalon 0 interface parameters				
avl_0_addr_width	integer	26	Avalon bus address width	
avl_0_data_width	integer	64	Avalon bus data width	

Parameter	Туре	Default	Description	
avl_0_burst_count_width	integer	2	Avalon bus burst count width	
avl_0_be_width	integer	8	Avalon bus byte enable width	
avl_0_max_burst_count	integer	2	Avalon bus burst count width	
avl_0_rd_latency_words	integer	64	Avalon bus latency words	
	Avalon 1	interface p	parameters	
avl_1_addr_width	integer	26	Avalon bus address width	
avl_1_data_width	integer	64	Avalon bus data width	
avl_1_burst_count_width	integer	2	Avalon bus burst count width	
avl_1_be_width	integer	8	Avalon bus byte enable width	
avl_1_max_burst_count	integer	2	Avalon bus burst count width	
avl_1_rd_latency_words	integer	64	Avalon bus latency words	
wfm 0 player parameters				
wfm_0_infifo_rdusedw_width	integer	11	wfm_0 INFIFO read used words width	
wfm_0_infifo_rdata_width	integer	64	wfm_0 INFIFO read data width	
<pre>wfm_0_outfifo_wrusedw_widt h</pre>	integer	9	wfm_0 OUTFIFO write used words width	
wfm 1 player parameters				
wfm_1_infifo_rdusedw_width	integer	11	wfm_0 INFIFO read used words width	
wfm_1_infifo_rdata_width	integer	64	wfm_0 INFIFO read data width	
<pre>wfm_1_outfifo_wrusedw_widt h</pre>	integer	9	wfm_0 OUTFIFO write used words width	

Table 24 wfm_player_x2_top port description

Port	Туре	Width	Description
clk	in	1	Free running clock
reset_n	in	1	Asynchronous, active low reset
		WFM port	0
from_fpgacfg_0	in	-	From configuration registers
wfm_0_infifo_rdreq	out	1	Input FIFO read request
wfm_0_infifo_rdata	in	64	Input FIFO read data
wfm_0_infifo_rdempty	in	1	Input FIFO read empty
wfm_0_infifo_rdusedw	in	11	Input FIFO read used words
wfm_0_outfifo_reset_n	out	1	Output FIFO reset request
wfm_0_outfifo_wrreq	out	1	Output FIFO write request
wfm_0_outfifo_data	out	128	Output FIFO write data
wfm_0_outfifo_wrusedw	in	9	Output FIFO write used words
		WFM port	1
from_fpgacfg_1	in	-	From configuration registers
wfm_1_infifo_rdreq	out	1	Input FIFO read request
wfm_1_infifo_rdata	in	64	Input FIFO read data
wfm_1_infifo_rdempty	in	1	Input FIFO read empty
wfm_1_infifo_rdusedw	in	11	Input FIFO read used words
wfm_1_outfifo_reset_n	out	1	Output FIFO reset request
wfm_1_outfifo_wrreq	out	1	Output FIFO write request

Port	Туре	Width	Description				
wfm_1_outfifo_data	out	128	Output FIFO write data				
wfm_1_outfifo_wrusedw	in	9	Output FIFO write used words				
External memory ports							
mem_a	out	14					
mem_ba	out	3					
mem_ck	out	1					
mem_ck_n	out	1					
mem_cke	out	1					
mem_cs_n	out	1					
mem_dm	out	4					
mem_ras_n	out	1					
mem_cas_n	out	1	External memory pins				
mem_we_n	out	1					
mem_reset_n	out	1					
mem_dq	inout	32					
mem_dqs	inout	4					
mem_dqs_n	inout	4					
mem_odt	out	1					
phy_clk	out	1					
oct_rzqin	in	1					

3.7 LMS7002 interface – lms7002_top

Module called lms7002_top (see **Figure 9**) is used to send and receive data to/from LMS7002 IC. For transmit side IQ samples are written to regular FIFO interface and module then transfers data to LMS7002 physical DIQ1 interface. For receive side module collects IQ samples from physical LMS7002 DIQ2 interface and transforms them to simple data words with data valid signal. Instance decription can be found in **Table 25**.




Figure 9 Module lms7002 top block diagram

Table 25 lms7002_top instance description

Instance	Description
diq2fifo	IQ data receive instance, collects samples from DIQ2.
lms7002_tx	Transmits data from FIFO to DIQ1 interface.

Parameter	Туре	Default	Description		
		Cyclone	•		
g_DEV_FAMILY	string	V	Device family		
g_IQ_WIDTH	integer	12	LMS7002 IQ bus width		
g_INV_INPUT_CLK	string	ON	DDIO cell clocking		
g_TX_SMPL_FIFO_0_WRUSEDW	integer	9	TX FIFO 0 buffer size		
g_TX_SMPL_FIFO_0_DATAW	integer	128	TX FIFO 0 buffer write data width		
g_TX_SMPL_FIFO_1_WRUSEDW	integer	9	TX FIFO 1 buffer size		
g_TX_SMPL_FIFO_1_DATAW	integer	128	TX FIFO 1 buffer write data width		
	С	onfigurations	s bus		
from_fpgacfg	integer	12	RX IQ sample width		
from_tstcfg	string	ON	Clock invert option on LMS_DIQ2 interface		
		LMS7002 pc	ort 1		
MCLK1	in	1	Master clock for DIQ1 bus		
FCLK1	out	1	Feedback clock for DIQ1 bus		
DIQ1	out	12			
ENABLE_IQSEL1	out	1	TX IQ bus		
TXNRX1	out	1	DIQ1 bus direction		
		LMS7002 pc	ort 2		
MCLK2	in	1	Master clock for DIQ2 bus		
FCLK2	out	1	Feedback clock for DIQ2 bus		
DIQ2	in	11			
ENABLE_IQSEL2	in	1	RX IQ bus		
TXNRX2	out	1	DIQ1 bus direction		
LMS7002 misc					
RESET	out	1	LMS7002 IC reset (active low)		
TXEN	out	1	LMS7002 transmit enable		
RXEN	out	1	LMS7002 receive enable		
			External enable control signal for the		
CORE_LDO_EN	out	1	internal LDO's		
	,	nternal TX p	orts		
tx_reset_n	in	1	TX interface reset (active low)		
tx_fifo_0_wrclk	in	1	TX FIFO 0 write clock		
tx_fifo_0_reset_n	in	1	TX FIFO 0 reset (active low)		
tx_fifo_0_wrreq	in	1	TX FIFO 0 write request		
tx_fifo_0_data	in	128	TX FIFO 0 write data		
tx_fifo_0_wrfull	out	1	TX FIFO 0 write full		
tx_fifo_0_wrusedw	out	9	TX FIFO 0 write used words		
tx_fifo_1_wrclk	in	1	TX FIFO 1 write clock		
tx_fifo_1_reset_n	in	1	TX FIFO 1 reset (active low)		

Parameter	Туре	Default	Description
tx_fifo_1_wrreq	in	1	TX FIFO 1 write request
tx_fifo_1_data	in	128	TX FIFO 1 write data
tx_fifo_1_wrfull	out	1	TX FIFO 1 write full
tx_fifo_1_wrusedw	out	9	TX FIFO 1 write used words
		nternal RX p	ports
rx_reset_n	in	1	RX interface reset (active low)
rx_diq_h	out	13	
rx_diq_l	out	13	RX IQ data from DDIO cell
rx_data_valid	out	1	RX data valid
rx_data	out	48	RX data
	R	sample cor	mpare
rx_smpl_cmp_start	in	1	Enable sample comparing with constant
rx_smpl_cmp_length	in	16	Sample compare length in words
rx_smpl_cmp_done	out	1	Sample compare done
rx_smpl_cmp_err	out	1	Sample compare error

3.8 External ADC – adc_top

External Analog to Digital converter module (see **Figure 10**) captures data from external ADS4246 IC. For instance description see **Table 26**.




Figure 10 Module adc_top block diagram

Table 26 adc top instance description

Instance	Description			
ADS4246	Data capture module			
rx_chain	Gain and IQ correctors for ADC IQ data			

Table 27 adc top parameter description

Parameter	Туре	Default	Description
dev_family	string	CYCLONE V	FPGA device family name
data_width	integer	7	ADC bus width
			Number of samples to capture into
smpls_to_capture	integer	4	output bus

Table 28 adc_top port description

Port	Туре	Width	Description			
clk	in	1	Free running clock			
reset_n	in	1	Asynchronous, active low reset			
		ADC i	nputs			
ch_a	in	7	Innut to DDD calls from nine			
ch_b	in	7	Input to DDR cells from pins			
	SDR parallel output data					
data_ch_a	out	14	Captured samples channel A			
data_ch_b	out	14	Captured samples channel B			
Interleaved samples of both channels						
data_ch_ab	out	1	Captured ADC data			
data_ch_ab_valid	out	2	Captured ADC data valid			
TXO FIFO source for DAC						
to_rxtspcfg	out	-				
from_rxtspcfg	in	-	Configuration register bus			

3.9 External DAC – dac5672_top

External Digital to Analog converter – dac5672 module (see **Figure 11**) transfers data written to regular FIFO to physical DAC5672 IC bus. For instance description see **Table 29**.




Figure 11 Module dac5672_top block diagram

Table 29 dac5672_top instance description

Instance	Description
fifo_inst	FIFO buffer
txiq_par	Takes interleaved data stream and converts to parallel data stream
tx_chain	Contains configurable gain, phase and IQ correctors and NCO
altddio_out	Altera DDR output cell IP

Table 30 dac5672_top module parameters

Parameter	Туре	Default	Description
		CYCLONE V	
g_DEV_FAMILY	string	GX	FPGA device family name
g_IQ_WIDTH	integer	14	DAC bus width
g_TX0_FIFO_WRUSEDW	integer	9	TX0 FIFO write used words size
g_TX0_FIFO_DATAW	integer	128	TX0 FIFO write data width
g_TX1_FIFO_WRUSEDW	integer	9	TX1 FIFO write used words size
g_TX1_FIFO_DATAW	integer	128	TX1 FIFO write data width
g_TX2_FIFO_WRUSEDW	integer	9	TX2 FIFO write used words size
g_TX2_FIFO_DATAW	integer	128	TX2 FIFO write data width

Table 31 dac5672_top module port description

Port	Туре	Width	Description	
clk	in	1	Free running clock	
reset_n	in	1	Asynchronous, active low reset	
DAC#1 Outputs				
DAC1_SLEEP	out	1	DAC#1 mode selection	
DAC1_MODE	out	1	DAC#1 mode selection	
DAC1_DA	out	14	DAC# 1 channel A data	
DAC1_DB	out	14	DAC# 1 channel B data	
		DAC#2 (Dutputs	
DAC1_SLEEP	out	1	DAC#1 mode selection	
DAC1_MODE	out	1	DAC#1 mode selection	
DAC1_DA	out	14	DAC# 1 channel A data	
DAC1_DB	out 14		DAC# 1 channel B data	
		Internal	TX ports	
tx_reset_n	in	1	TX reset (active low)	
tx_src_sel	tx_src_sel in 2		TX source selection	
		TX0 FIFO sou	arce for DAC	
tx0_wrclk	in	1	TX0 FIFO write clock	
tx0_reset_n	in	1	TX0 FIFO reset (active low)	
tx0_wrfull	out	1	TX0 FIFO write full	
tx0_wrusedw	out	9	TX0 FIFO write used words	
tx0_wrreq	in	1	TX0 FIFO write request	
tx0_data	in	128	TX0 FIFO write data	
		TX1 FIFO sou	arce for DAC	
tx1_wrclk	in	1	TX1 FIFO write clock	
tx1_reset_n	in	1	TX1 FIFO reset (active low)	
tx1_wrfull	out	1	TX1 FIFO write full	
tx1_wrusedw	out	9	TX1 FIFO write used words	
tx1_wrreq	in	1	TX1 FIFO write request	
tx1_data	in	128	TX1 FIFO write data	
TX2 FIFO source for DAC				

Port	Туре	Width	Description
tx2_wrclk	in	1 TX2 FIFO write clock	
tx2_reset_n	in	1	TX2 FIFO reset (active low)
tx2_wrfull	out	1	TX2 FIFO write full
tx2_wrusedw	out	9	TX2 FIFO write used words
tx2_wrreq	in	1	TX2 FIFO write request
tx2_data	in	128	TX2 FIFO write data
		TX2 source	e for DAC
tx2_dac1_da	in	14 DAC# 1 channel A data source	
tx2_dac1_db	in	14 DAC# 1 channel B data source	
tx2_dac2_da	in	14 DAC# 2 channel A data source	
tx2_dac2_db	in	14	DAC# 2 channel B data source
		Configura	ation bus
from_fpgacfg	in	-	
from_txtspcfg_0	in	-	
to_txtspcfg_0	out	-	
from_txtspcfg_1	in	-	
to_txtspcfg_1	out	-	Configuration register bus

3.10General periphery – general_periph_top

General periphery - general_periph_top module is responsible for controlling on board periphery such as LED, GPIO and Fan, default functions can be found in **Table 32**. Also default function can be overridden by internal registers see chapter **3.3 Softcore processor – nios_cpu**.

Table 32 Default functions of LEDS, GPIO and fan

Schematic name	Board label	Туре	Description
			Blinking indicates presence of TCXO clock. Colour indicates status of FPGA PLLs that are used for LMS digital interface clocking: Green – both PLLs are locked; Red/Green – at least one
FPGA_LED1	FPGA_LED1	Clock status	PLL is not locked.
			No light – TCXO is controlled from DAC
			Red – TCXO is controlled from phase detector and is not locked to external reference clock
		тсхо	Green – TCXO is controlled from phase detector
FPGA LED2	FPGA LED2	control mode	and is locked to external reference clock
11011_1111111	TT GA_LLDZ	RXPLL	Indicates RXPLL lock status. 0 – no lock, 1 -
FPGA LED3	FPGA LED3	status	locked
11011_1120	11 0/ (TXPLL	Indicates TXPLL lock status. 0 – no lock, 1 -
FPGA LED4	FPGA LED4	status	locked
FPGA LED5	FPGA LED5		-
FPGA LED6	FPGA LED6	-	-
FPGA_GPIO0	_		Indicates when TX is transmitting IQ samples. 0 – not transmitting, 1 – transmitting.
FPGA_GPIO1			Indicates RXPLL lock status. 0 – no lock, 1 - locked
FPGA_GPIO2	FPGA_GPIO		Indicates TXPLL lock status. 0 – no lock, 1 - locked

Schematic name	Board label	Туре	Description
			Indicates TX packet loss, 0 – no loss, 1 – packet
FPGA_GPIO3			lost.
FPGA_GPIO4-15			-
			Fan control pin. Connected to LM75_OS
FAN_CTRL	FAN		temperature sensor pin.

Block diagram can be found in **Figure 12**, instances are described in **Table 33**. See **Table 34** and **Table 35** for module parameters and port description.




Figure 12 Module general_periph_top block diagram

Table 33 Module instance description

able de Modale Mistar	
Instance	Description
alive	Basic counter to implement blinking on led1.
FPGA_LED1_cntrl	Led1 control module, for showing clock status
FPGA_LED2_cntrl	Led2 control module, for showing TCXO control mode
onboard_led	Led3-6 control module.
gpio_ctrl	GPIO control instance

Table 34 Module general_periph_top parameters

Parameter	Type Default		Description
		CYCLONE IV	
DEV_FAMILY	string	GX	FPGA device family name
N_GPIO	integer	16	Number of GPIO used


Table 35 Module general_periph_top input and output port description

Table 35 Module general_	_periph_top input and output port description					
Port	Туре	Width	Description			
clk	in	1	Free running clock			
reset_n	in	1	Asynchronous, active low reset			
	Configuration bus					
from_fpgacfg	in	-	Innuities that the orto frame to CDI configuration			
to_periphcfg	out	-	Input/output ports from/to SPI configuration registers			
from_periphcfg	in	-	Togisters			
	LED	1(Clock and F	PLL lock status)			
led1_pll1_locked	in	1	Lock status from PLL1			
led1_pll2_locked	in	1	Lock status from PLL2			
led1_ctrl	in	3	<pre>led1_ctrl[0]-manual LED control enable;led1_ctrl[1]-red LED enable in manual mode;led1_ctrl[2]-green LED enable in manual mode;</pre>			
led1_g	out	1	Output to dual color LED1 pin			
led1_r	out	1	Output to dual color LED1 pin			
		LED2 (TCXO con	ntrol status)			
led2_clk	in	1	Clock from SPI master connected to DAC and ADF			
led2_adf_muxout	in	1	Multiplexer output from ADF4002			
led2_dac_ss	in	1	DAC slave select			
led2_adf_ss	in	1	ADF slave select			
led2_ctrl	in	3	led2_ctrl[0]-manual LED control enable;led2_ctrl[1]-red LED enable in manual mode;led2_ctrl[2]-green LED enable in manual mode;			
led2_g	out	1	Output to dual color LED2 pin			
led2_r	out	1	Output to dual color LED2 pin			
		LED	3-6			
led3_in	in	1	Input for controlling FPGA_LED3			
led4_in	in	1	Input for controlling FPGA_LED4			
led5_in	in	1	Input for controlling FPGA_LED5			
led6_in	in	1	Input for controlling FPGA_LED6			
led3_out	out	1	Output to FPGA_LED3 pin			
led4_out	out	1	Output to FPGA_LED4 pin			
led5_out	out	1	Output to FPGA_LED5 pin			
led6_out	out	1	Output to FPGA_LED6 pin			
		GP	IO			
gpio_dir	in	N_GPIO	GPIO direction control, 0 – input, 1 – output			

Port	Туре	Width	Description	
gpio_out_val	in	N_GPIO	GPIO output value when direction is set to output	
gpio_rd_val	out	N_GPIO GPIO input value vhen direction is set to input		
gpio	inout	N_GPIO Connect to GPIO pins		
Fan control				
fan_sens_in	in	1	From temperature sensor	
fan_ctrl_out	out	1	To Fan control output	

3.11PLL module – pll_top

PLL module – pll_top (**Figure 13**) provides required clock sources for LM7002 RX and TX digital interfaces. Inside this module there are five dynamically reconfigurable PLL instances **Figure 14**. Clock frequency and phase relationship can be changed while FPGA is in user mode. Instance description can be found in **Table 36**.






Figure 14 tx_pll_top_cyc5/rx_pll_top_cyc5 modules

Table 36. pll_top module instance description

Instance	Description
pll_ps_top	PLL dynamic phase reconfiguration module
adc_dac_pll	PLL dedicated for external ADC and DAC
tx_pll_top_cyc5	PLL dedicated for LMS7002 TX interface
rx_pll_top_cyc5	PLL dedicated for LMS7002 RX interface

Table 37. pll_top module parameters

Parameter	Туре	Default	Description		
INTENDED DEVICE FAMILY	string	Cyclone V			
N_PLL	integer	5	Number of PLLs		
	LMS#	#1 TX PLL parameters			
LMS1_TXPLL_DRCT_C0_NDLY	integer	1	Number of logic cells in clock		
LMS1 TXPLL DRCT C1 NDLY	integer	2	output path		
	LMS#	#1 RX PLL parameters			
LMS1_RXPLL_DRCT_C0_NDLY	integer	1	Number of logic cells in clock		
LMS1_RXPLL_DRCT_C1_NDLY	integer	2	output path		
	LMS#	#2 TX PLL parameters			
LMS2_TXPLL_DRCT_C0_NDLY	integer	1	Number of logic cells in clock		
LMS2_TXPLL_DRCT_C1_NDLY	integer	2	output path		
LMS#2 RX PLL parameters					
LMS2_RXPLL_DRCT_C0_NDLY	integer	1	Number of logic cells in clock		
LMS2_RXPLL_DRCT_C1_NDLY	integer	2	output path		

Table 38 pll_top port description

Port	Туре	Width	Description			
LMS#1 TX PLL ports						
lms1_txpll_inclk	in	1	PLL input clock from LMS_MCLK1 pin			
<pre>lms1_txpll_reconfig_clk</pre>	in	1	Free running clock, used for PLL reconfiguration.			
lms1_txpll_rcnfg_to_pll	in	1	PLL reconfiguration ports			
<pre>lms1_txpll_rcnfg_from_pll</pre>	out	1	PLL reconfiguration ports			
<pre>lms1_txpll_logic_reset_n</pre>	in	1	TX PLL logic reset, active low			

Туре	Width	Description						
in	1	Clock enable for clock outputs						
in	1	Direct clock enable to bypass PLL.						
out	1	TX PLL c0 output clock						
out	1	TX PLL c1 output clock (phase shifted version of c0)						
		TX PLL lock status. Outputs high level when PLL is						
out	-	locked						
lms1 rxpll inclk in 1 PLL input clock from LMS1 MCLK1 pin								
		PLL input clock from LMS1_MCLK1 pin						
		Free running clock, used for PLL reconfiguration.						
		PLL reconfiguration ports						
	-	PLL reconfiguration ports						
		TX PLL logic reset, active low						
		Clock enable for clock outputs						
		Direct clock enable to bypass PLL.						
out		RX PLL c0 output clock						
out	1	RX PLL c1 output clock (phase shifted version of c0)						
Out	1	RX PLL lock status. Outputs high level when PLL is locked						
	•							
		Sample compare enable						
		Sample compare done						
		Sample compare error						
_		Sample compare word count						
out		TX PLL ports						
in	1	PLL input clock from LMS_MCLK1 pin						
	1	Free running clock, used for PLL reconfiguration.						
	_	PLL reconfiguration ports						
		PLL reconfiguration ports						
		TX PLL logic reset, active low						
		Clock enable for clock outputs						
		Direct clock enable to bypass PLL.						
		TX PLL c0 output clock						
		TX PLL c1 output clock (phase shifted version of c0)						
	'	TX PLL lock status. Outputs high level when PLL is						
out	1	locked						
	LMS#2 F	RX PLL ports						
in	1	PLL input clock from LMS1_MCLK1 pin						
in	1	Free running clock, used for PLL reconfiguration.						
in	1	PLL reconfiguration ports						
out	1	PLL reconfiguration ports						
in	1	TX PLL logic reset, active low						
in	1	Clock enable for clock outputs						
in	1	Direct clock enable to bypass PLL.						
out	1	RX PLL c0 output clock						
	in in out out out in in in in out in in in out out out out out out in in in out	in 1 in 1 out 1 out 1 out 1 in 1 i						

Port	Туре	Width	Description					
			RX PLL lock status. Outputs high level when PLL is					
lms2_rxpll_locked	out	1	locked					
Sample comparing ports from LMS#1 interface								
lms1_smpl_cmp_en	out	1	Sample compare enable					
lms1_smpl_cmp_done	in	1	Sample compare done					
lms1_smpl_cmp_error	in	1	Sample compare error					
lms1_smpl_cmp_cnt	out	16						
		PLL for	DAC, ADC					
pll_0_inclk	in	1	PLL input clock					
pll_0_reconfig_clk	in	1	Free running clock, used for PLL reconfiguration.					
pll_0_rcnfg_to_pll	in	1	PLL reconfiguration ports					
pll_0_rcnfg_from_pll	out	1	PLL reconfiguration ports					
pll_0_logic_reset_n	in	1	PLL logic reset, active low					
pll_0_clk_ena	in	1	Clock enable for clock outputs					
pll_0_drct_clk_en	out	1_	Direct clock enable to bypass PLL.					
pll_0_c0	out	1	PLL c0 output clock					
pll_0_c0_pin	out	1	PLL c0 output clock, connected to output pin					
pll_0_c1	out	1	PLL c1 output clock (phase shifted version of c0)					
pll_0_c1_pin	out	1	PLL c1 output clock, connected to output pin					
pll_0_locked	out	1	PLL lock status. Outputs high level when PLL is locked					
		Reconfigu	ration 0 ports					
rcnfg_0_mgmt_readdata	in	1						
rcnfg_0_mgmt_waitrequest	in	1						
rcnfg_0_mgmt_read	out	1	Avalon reconfiguration bus from dynamic phase					
rcnfg_0_mgmt_write	out	1	reconfiguration module (LMS#1).					
rcnfg_0_mgmt_address	out	9						
rcnfg_0_mgmt_writedata	out	32						
		Reconfigu	ration 1 ports					
rcnfg_1_mgmt_readdata	in	1						
rcnfg_1_mgmt_waitrequest	in	1						
rcnfg_1_mgmt_read	out	1	Avalon reconfiguration bus from dynamic phase					
rcnfg_1_mgmt_write	out	1	reconfiguration module (LMS#2).					
rcnfg_1_mgmt_address	out	9						
rcnfg_1_mgmt_writedata	out	32						
		Configura	tion registers					
to_pllcfg	out	-	Input/output ports from/to SPI configuration registers					
from_pllcfg	in	-	Input/output ports from/to SPI configuration registers					

4 Examples

In this chapter various examples can be found on how to use gateware.

4.1 Accessing FPGA registers

Internal FPGA registers can be accessed using PCIe host via pipe-like device files. For Linux host they are named /dev/xillybus_control0_read_32 and /dev/xillybus_control0_write_32. For windows host they are named \\.\xillybus_control0_read_32 and \\.\xillybus_control0_write_32. See http://xillybus.com/doc for documentation. See LMS64C_protocol document for protocol structure and description of commands used in examples. See chapter 3.3 Softcore processor – nios_cpu for internal FPGA register description.

Read – 64byte packet containing request command "CMD_BRDSPI16_RD" has to be sent from host to FPGA and 64 bytes response packet has to be read from FPGA to host. Read example reads 0x0000 address Board_ID register value, which is 0x000F for LimeSDR-PCIe board.

Request – host writes 64B to /dev/xillybus_control0_write_32 or \\.\xillybus_control0_write_32:

Write – 64byte packet containing request command "CMD_BRDSPI16_WR" has to be sent from host to FPGA and 64 bytes response packet has to be read from FPGA to host. Write example writes 0x1234 value to 0x00DF address. This register is currently reserved and has no dedicated function.

Request – host writes 64B to /dev/xillybus_control0_write_32 or \\.\xillybus_control0_write_32:

0020	00 00 00 00 00 00 00 00 00 00 00 00 00
0030	00 00 00 00 00 00 00 00 00 00 00 00 00

4.2 Accessing LMS7002M registers

Configuration memory which is inside LMS7002M can be accessed using PCIe host via pipe-like device files. For Linux host they are named /dev/xillybus_control0_read_32 and /dev/xillybus_control0_write_32. For windows host they are named \\.\xillybus_control0_read_32 and \\.\xillybus_control0_write_32. See http://xillybus.com/doc for documentation. See LMS64C_protocol document for protocol structure and description of commands used in examples. Registers map of LMS7002M can be found in LMS7002M — Multi-Band, Multi-Standard MIMO, Programming and Calibration Guide.

Read – 64byte packet containing request command "CMD_LMS7002_RD" has to be sent from host to FPGA and 64 bytes response packet has to be read from FPGA to host. Read example reads 0x0020 address register value, which is 0xFFFF by default.

Request – host writes 64B to /dev/xillybus_control0_write_32 or \\.\xillybus_control0_write_32:

Write – 64byte packet containing request command "CMD_LMS7002_WR" has to be sent from host to FPGA and 64 bytes response packet has to be read from FPGA to host. Write example writes 0xE4E4 value to 0x0024 address.

 $Request-host\ writes\ 64B\ to\ /dev/xillybus_control0_write_32\ or\ \backslash .\ \ xillybus_control0_write_32:$

Response – host reads 64B from/dev/xillybus_control0_read_32 or \\.\xillybus_control0_read_32: Address

0020	00 00 00 00 00 00 00 00 00 00 00 00 00
0030	00 00 00 00 00 00 00 00 00 00 00 00 00

4.3 Periphery control

LED control - modify FPGA register as showed in **Table 39** to turn on and change colour of FPGA_LED2.

Table 39 FPGA_LED2 control example

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	001A	0010	Override FPGA_LED2 control
2	WR	001A	0030	Turn on FPGA_LED2_R (red is on, green - off)
3	WR	001A	0050	Turn on FPGA_LED2_G (green is on, red - off)

4.4 Configuring FPGA PLL module

To configure PLLs of pll_top module LMS7002M chip has to be already configured and valid clock sources provided to LMS_MCLK1 (connected to txpll_top module) and LMS_MCLK2 (connected to rxpll_top module) pins. For LMS7002M chip configuration see chapter 4.2 Accessing LMS7002M registers.

Configuration of pll_top module can be done by accessing FPGA registers see chapter **4.1 Accessing FPGA registers**. For register description see chapter **3.3 Softcore processor** – **nios_cpu**.

PLL output frequency Fout can be calculated using following equation:

$$F_{ref} = \frac{F_{in}}{N}$$
 (1); $F_{VCO} = F_{ref} * M$ (2); $F_{out} = \frac{F_{VCO}}{C}$ (3);

where F_{ref} - PLL reference frequency, F_{VCO} - VCO frequency, F_{OUT} - Output frequency. See Cyclone IV datasheet for allowed frequency ranges.

4.4.1 RX PLL module - rxpll_top configuration (auto phase shift mode)

This example assumes that LMS7002M chip is already configured, outputs 20MHz clock on LMS_MCLK2 pin and LMS_DIQ2 interface outputs constant IQ values (I=0xAAA, Q=0x555). See **Table 40** for configuration sequence.

Table 40 rxpll_top configuration sequence in auto phase shift mode

	•	Address	Value	auto pnase sniit mode
N	CMD	(HEX)	(HEX)	Description
1	WR	0005	0000	Turn off direct clocking
2	WR	0025	01F0	Set PLL parameters
	VVIX	0023	8000	Set PLL index to 1 and rest bits to zero
		0023	8000	Set PLL index to 1 and rest bits to zero
		0026	000A	N, M division bypass and odd division values. N, M division is not bypassed, odd division values enabled
		002A	0201	N, count value = 0x02 + 0x01 = 0x03 (3 DEC)
		002B	6261	M count value = 0x62 + 0x61 = 0xC3 (195 DEC)
		002E	2120	C0 count value = 0x21 + 0x20 = 0x41 (65 DEC)
3	WR	002F	2120	C1 count value = 0x21 + 0x20 = 0x41 (65 DEC)
		0027	555a	Counter C0-C7 bypass and odd division control bits. C0 and C1 not bypassed, others bypassed. C0 and C1 odd division values enabled, others not enabled.
		0028	5555	Counter C7-C15 bypass and odd division control bits. All counters are bypassed.
		0023	0009	Trigger reconfiguration for PLL index 1.
		0023	6308	Release PLL reconfiguration bit, set PLL index - 1, cnt index - 3, phase shift - up, phase shift mode - auto
4	WR	0024	0207	Phase shift value = 0x0207 (519 DEC), represents 360 degrees (range in which auto phase shift is executed)
		0023	630a	Trigger auto phase shift for PLL index 1, cnt index 3, phase shift - up, phase shift mode - auto
5	RD	0021		Read PLL configuration status register and wait for configuration done (0x0005)
6	WR	0023	6308	Release PLL phase shift bit, set PLL index - 1, cnt index - 3, phase shift - up, phase shift mode - auto

4.4.2 TX PLL module - txpll_top configuration (auto phase shift mode)

This example assumes that LMS7002M chip is already configured, outputs 20MHz clock on LMS_MCLK1-2 pins, LimeLight digital loopback is enabled and FPGA rxpll_top module is already configured. See **Table 41** for configuration sequence.

Table 41 txpll_top configuration sequence in auto phase shift mode

N	CMD	Address	Value	Description
IN	CIVID	(HEX)	(HEX)	Description
1	WR	000A	0200	Enable TX test pattern
2	WR	0005	0000	Turn off direct clocking
3	WR	0025	01F0	Set PLL parameters
	VVIX	0023	0000	Set PLL index to 0 and rest bits to zero
		0023	0000	Set PLL index to 0 and rest bits to zero
		0026	000A	N, M division bypass and odd division values. N, M division is not bypassed, odd division values enabled
		0002A	0201	N, count value = $0x02 + 0x01 = 0x03 (3 DEC)$
		002B	6261	M count value = 0x62 + 0x61 = 0xC3 (195 DEC)
		002E	2120	C0 count value = 0x21 + 0x20 = 0x41 (65 DEC)
4	WR	002F	2120	C1 count value = 0x21 + 0x20 = 0x41 (65 DEC)
		0027	555a	Counter C0-C7 bypass and odd division control bits. C0 and C1 not bypassed, others bypassed. C0 and C1 odd division values enabled, others not enabled.
		0028	5555	Counter C7-C15 bypass and odd division control bits. All counters are bypassed.
		0023	0001	Trigger reconfiguration for PLL index 0.
		0023	6300	Release PLL reconfiguration bit, set PLL index - 0, cnt index - 3, phase shift - up, phase shift mode - auto
5	WR	0024	0207	Phase shift value = 0x0207 (519 DEC), represents 360 degrees (range in which auto phase shift is executed)
		0023	6302	Trigger auto phase shift for PLL index 0, cnt index 3, phase shift - up, phase shift mode - auto
6	RD	0021	-	Read PLL configuration status register and wait for configuration done (0x0005)
7	WR	0023	6300	Release PLL phase shift bit, set PLL index - 0, cnt index - 3, phase shift - up, phase shift mode - auto

4.5 Controlling TX and RX data stream

Data stream can be enabled when LMS7002M chip and FPGA PLL modules are configured. See chapters **4.2 Accessing LMS7002M registers** and **4.4 Configuring FPGA PLL module.**

To enable TX and RX data stream – follow FPGA register write sequence described in Table 42.

Table 42 enabling TX and RX data stream

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000A	0000	Stop data stream
2	WR	0009	0000	Clear packet loss and reset timestamp bits.
3	WR	0009	0003	Clear packet loss flag and reset timestamp.
4	WR	0009	0000	Clear packet loss and reset timestamp bits.
5				Reset xillybus_write_32 and xillybus_read_32 streams
6	WR	0008	102	Set sample width -12, mode - TRXIQ, DDR - enabled, TRXIQ_PULSE mode - disabled, packet synchronization - enabled
7	WR	0007	0001	Set active channels - 1
8	WR	000A	0001	Start stream

To disable TX and RX data stream – follow FPGA register write sequence described in Table 43.

Table 43 disabling TX and RX data stream

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000A	0000	Stop data stream

4.6 Using WFM player

WFM player requires that LMS7002M has to be configured. See **Table 44** for data loading sequence.

Table 44 WFM data loading

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000C	0003	Enable both channels
2	WR	000E	0002	Set sample width to 16bit mode
4	WR	000D	0006	Enable WFM loading
5				Load WFM data to xillybus_write_32
6	WR	000D	0002	Disable WFM loading, start playing file