SUNHO LEE

RESEARCH INTERESTS

I am interested in a secure and efficient architecture of high-performance devices (such as GPU, NPU, CXL, and PIM).

My research objective is to design high-performance devices with security guarantees. To achieve this goal, my recent studies focus on 1) *hardware security* and 2) *performance improvement* of high-performance devices.

Hardware Security of High-performance Devices: As accelerators, CXL, and PIM are widely used in mission-critical tasks, the importance of security increases. Although I extended Trusted Execution Environment (TEE) to GPU, NPU, CXL, and a heterogeneous processor in previous studies, countless security weaknesses still remain. Therefore, I aim to increase the security level to resist unintended operations of high-performance devices.

Performance Improvement of High-performance Devices: Since machine learning requires speedy processing, I consider both hardware and software optimization to enhance parallelism or to eliminate unnecessary procedures. In my prior studies, I proposed a fine-grained scheduling algorithm in GPU and NPU to increase resource utilization. Beyond these optimizations, I target a further improvement as a future research direction.

From these two sub-goals, my objective is to combine a trusted system with a high-performance device design. It is expected to protect users from attackers in a reasonable latency.

PROFESSIONAL SERVICES

KAIST, Daejeon, Republic of Korea

Mar 2025 -

Postdoc, School of Computing

Advisor: Jaehyuk Huh

Artifact Evaluation Committee: ISCA 2025

EDUCATION

KAIST, Daejeon, Republic of Korea

Mar 2021 - Feb 2025

Ph.D. Student, School of Computing

Advisor: Jaehyuk Huh

KAIST, Daejeon, Republic of Korea

Mar 2019 - Feb 2021

Master of Science, School of Computing

Advisor: Jaehyuk Huh

Thesis: Hardware Security Techniques for Trusted Machine Learning Accelerators

Yonsei University, Seoul, Republic of Korea

Mar 2015 - Feb 2019

Bachelor of Science, Computer Science

PUBLICATIONS

- Sunho Lee, Seonjin Na, Jeongwon Choi, Jinwon Pyo, and Jaehyuk Huh, "Unified Memory Protection with Multi-granular MAC and Integrity Tree for Heterogeneous Processors", the 52nd International Symposium on Computer Architecture (ISCA), June 2025
- Kwanghoon Choi, Igjae Kim, **Sunho Lee**, and Jaehyuk Huh, "ShieldCXL: A Practical Obliviousness Support with Sealed CXL Memory", *ACM Transactions on Architecture and Code Optimization (TACO)*, March 2025
- Seonjin Na, Jungwoo Kim, **Sunho Lee**, and Jaehyuk Huh, "Supporting Secure Multi-GPU Computing with Dynamic and Batched Metadata Management", the 30th IEEE International Symposium on High-Performance Computer Architecture (HPCA), March 2024

- Jungwoo Kim, Seonjin Na, Sanghyeon Lee, Sunho Lee, and Jaehyuk Huh, "Improving Data Reuse in NPU Onchip Memory with Interleaved Gradient Order for DNN Training", the 56th IEEE/ACM International Symposium on Microarchitecture (MICRO), October 2023
- *Soojin Hwang, *Sunho Lee, Jungwoo Kim, Hongbeen Kim, Jaehyuk Huh, "mNPUsim: Evaluating the Effect of Sharing Resources with Multi-Core NPUs", the 2023 IEEE International Symposium on Workload Characterization (IISWC), October 2023 (* co-first authors)
- Seungho Lee, Sunho Lee, Jaehyuk Huh, and Sejin Kwon, "Proposal of Aerospace-informatics by Design of Ramjet Inlet Using Machine Learning", the 2023 Aerospace Europe Conference (AEC) joint event between the 10th European Conference for Aerospace Sciences (EUCASS) and the 9th Council of European Aerospace Societies (CEAS), July 2023
- Sunho Lee, Seonjin Na, Jungwoo Kim, Jongse Park, and Jaehyuk Huh, "Tunable Memory Protection for Secure Neural Processing Units", the 40th IEEE International Conference on Computer Design (ICCD), October 2022
- Seungbeom Choi, Sunho Lee, Yeonjae Kim, Jongse Park, Youngjin Kwon, and Jaehyuk Huh, "Serving Heterogeneous Machine Learning Models on Multi-GPU Servers with Spatio-Temporal Sharing", the 2022 USENIX Annual Technical Conference (USENIX ATC), July 2022
- Sunho Lee, Jungwoo Kim, Seonjin Na, Jongse Park, and Jaehyuk Huh, "TNPU: Supporting Trusted Execution with Tree-less Integrity Protection for Neural Processing Unit", the 28th IEEE International Symposium on High-Performance Computer Architecture (HPCA), April 2022
- Seonjin Na, **Sunho Lee**, Yeonjae Kim, Jongse Park, and Jaehyuk Huh, "Common Counters: Compressed Encryption Counters for Secure GPU Memory", *the 27th IEEE International Symposium on High-Performance Computer Architecture (HPCA)*, March 2021

PATENTS

- [Application: KR 1020230055347] Jaehyuk Huh, Jungwoo Kim, Seonjin Na, Sanghyeon Lee, and Sunho Lee, "Improving the Utilization of NPU On-chip Memory with Computation Rearrangement for DNN Training", Korean Patent
- [Application: KR 1020230055346] Jaehyuk Huh, Seonjin Na, Jungwoo Kim, and Sunho Lee, "Dynamic One-time Pad Table Management for Secure Multi-GPU Communication", *Korean Patent*
- [Registration: US 12045337] Jaehyuk Huh, Sunho Lee, and Seonjin Na, "Apparatus and Method for Providing Secure Execution Environment for NPU", *US Patent* (with Samsung Electronics)
- [Application: KR 1020220055977] Jaehyuk Huh, Seungbeom Choi, Sunho Lee, Yeonjae Kim, Youngjin Kwon, Jongse Park, "Machine Learning Inference Time-spatial SW Scheduler Based on Multiple GPU", Korean Patent
- [Registration: KR 1023652630000] Jaehyuk Huh, Seonjin Na, Sunho Lee, Yeonjae Kim, and Jongse Park, "Efficient Encryption Method and Apparatus for Hardware-based Secure GPU Memory", *Korean Patent*

RESEARCH EXPERIENCES

KAIST, Daejeon, Republic of Korea

Mar 2019 -

Ongoing Researches at CASYS (Computer Architecture and SYStem) Lab

Advisor: Jaehyuk Huh

High-performance Device Security

- Memory protection optimization for GPU: Common counters for duplicate counters (Published in HPCA 2021)
- Inter-processing unit communication protection optimization for multi-GPU: Dynamic OTP table management and batched MAC (Published in **HPCA 2024**)
 - Trusted execution environment for NPU: Tensor-granularity counters (Published in HPCA 2022)
 - Memory protection optimization for NPU: Partial memory protection (Published in ICCD 2022)
 - Side-channel attack protection for NPU
- Dynamic secure-granularity management for heterogeneous processors: Multi-granular MAC and multi-granular integrity tree (Published in **ISCA 2025**)
 - Memory protection and obfuscation for CXL: Sealing CXL module, flit encryption, dummy flit, and DRAM cache

partitioning (Published in TACO 2025)

- Memory virtualization for multi-tenant general-purpose PIM

High-performance Device Performance

- Multi-tenancy support for a multi-GPU system: Time and spatial sharing (Published in USENIX ATC 2022)
- Accurate multi-NPU simulation: Multi-NPU simulator attached with DRAMsim3 (Published in IISWC 2023)
- On-chip memory management for training NPU: Access order rearrangement (Published in MICRO 2023)

Yonsei University, Seoul, Republic of Korea

Sep 2017 - June 2018

Undergraduate Research Intern at ELC (Embedded systems Languages and Compilers) Lab

Advisor: Bernd Burgstaller

Parallelism

- Accelerating big-data streaming engine: Multi-thread and shared-memory
- Parallelization of SFA (Simultaneous Deterministic Finite Automata) construction: MPI and Huang's algorithm

RECOGNITION

KAIST, Daejeon, Republic of Korea

Outstanding Teaching Assistant Award - CS311 Computer Organization

Spring 2022, Fall 2019

Outstanding Teaching Assistant Award - CS230 System Programming

Fall 2023

Yonsei University, Seoul, Republic of Korea

Dean's List

Spring 2018, Spring 2015

Undergraduate Capstone Project Award (Third Place) - Project Leader

Spring 2018

Title: Cloud SFA: Parallel Construction of Simultaneous Deterministic Finite Automata in Distributed System

Samsung Electronics, Hwaseong, Republic of Korea

Best Paper Award (Third Place)

Summer 2022

Title: TNPU: Supporting Trusted Execution with Tree-less Integrity Protection for Neural Processing Unit

PARTICIPATION

uArch (in conjunction with ISCA 2022), New York City, United States of America

Student Panel

Life in Grad School

June 2022

SKILLS

Programming Languages C, C++, Python

NPU Simulators *mNPUsim*, SCALE-Sim, MAESTRO, Gemmini

GPU Programming
Multi-core CPU Programming
Machine Learning Frameworks

CUDA, MPS
MPI, OpenMP
Pytorch, Tensorflow

TEACHING EXPERIENCES

KAIST, Daejeon, Republic of Korea

Teaching Assistant

CS230 System Programming

Fall 2023, Fall 2021

CS311 Computer Organization

Fall 2022, Spring 2022, Spring 2021, Fall 2019

CS211 Digital System and Lab

Spring 2019

KAIST Education Center, Daejeon, Republic of Korea

Mentor & Lecturer

Seocho AI College

Summer 2019, Summer 2021

Python for Beginners

Summer 2022, Summer 2021