

D

C

B

A

6

5

4

3

2


1



D

C

B

A





Univ. of Hawai'i -- Instr. Dev. Lab.

TITLE: DSP\_FIN



Design:

LLR

Page Description:

Fiber Optic  
Tranceiver Block

REV:

D

DATED: 28-NOV-2009

[OPTICS]

SHEET: 2 OF 11

6

5

4

3

2

1

D

C

B




A

D

C

B

A



Univ. of Hawai'i -- Instr. Dev. Lab.

TITLE: DSP\_FIN



Design:

LLR

Page Description:

Overall Control

REV:

D

DATED: 28-NOV-2009

[CTRL]

SHEET: 3 OF 11



D

C

B

A

D

C

B

A

6


5

4

3

2

1



Univ. of Hawai'i -- Instr. Dev. Lab.

TITLE: DSP\_FIN



Design:

LLR

Page Description:

DSP CTRL\_0 Block

REV:

D

DATED: 17-SEPT-2009

[DSP\_0]

SHEET: 5 OF 11



6

5

4

3

2

1

D

C

B



A

D

C

B

A



Univ. of Hawai'i -- Instr. Dev. Lab.

TITLE: DSP\_FIN



Design:

LLR

Page Description:

RAM\_0 Block

REV:


D

DATED: 23-APRIL-2009

[RAM\_0]

SHEET: 6 OF 11

**1**



SHEET: 7 OF 11

D

C

B

A

D

C

B

A

6


5

4

3

2

1



Univ. of Hawai'i -- Instr. Dev. Lab.

TITLE: DSP\_FIN



Design:

LLR

Page Description:

DSP CTRL\_1 Block

REV:

D

DATED: 17-SEPT-2009

[DSP\_1]

SHEET: 8 OF 11



6

5

4

3

2

1

D

C

B



A

D

C

B

A



Univ. of Hawai'i -- Instr. Dev. Lab.

TITLE: DSP\_FIN



Design:

LLR

Page Description:

RAM\_1 Block

REV:

D

DATED: 23-APRIL-2009

[RAM\_1]

SHEET: 9 OF 11

6

5

4

3

2

1

D

C

B





A

D

C

B

A



Univ. of Hawai'i -- Instr. Dev. Lab.

TITLE: DSP\_FIN



Design:

LLR

Page Description:

DSP Power\_1 Block

REV:

D

DATED: 21-APRIL-2009

[DSP\_PWR\_1]

SHEET: 10 OF 11

D

C

B

A













D

C

B

A

654321



Univ. of Hawai'i -- Instr. Dev. Lab.

TITLE: DSP\_FIN



Design:

LLR

Page Description:

CoPPER Interface Block  
J0/J1 and driver logic

REV:

D

DATED: 28-NOV-2009

[ CUIF ]

SHEET: 11 OF 11