# SOC Design Report

## Lab-3 Fir

#### 21115793 ZHANG Mengmeng

# 1.Design Overview

**Key Specifications:** 

Taps: 11 coefficients (parameter Tape Num).

Data Width: 32 bits for all interfaces.

**BRAM Organization:** 

Coefficient BRAM: Base address 0xFF for 11 coefficients (4-byte aligned). Data BRAM: Circular buffer with wrap-around at address 0x28 (10 samples).

## 2. Block Diagram

**Key Components:** 

AXI-Lite Controller: Handles register reads/writes for coefficients, data length, and control signals (ap\_start, ap\_done, ap\_idle).

AXI-Stream Flow Controller: Manages input/output data flow using tvalid and tready handshakes. BRAM Manager: Implements dual-port SRAM for coefficients (11x32b) and circular buffer for input data (10x32b).

FIR Core: Computes  $y[t] = \Sigma(h[i] * x[t-i])$  using a single multiplier-accumulator (MAC) pipeline. Control Signals:

Signal	Function	Implementation
ap_start	Start filter operation	Set via AXI-Lite write to 0x00[0], auto-cleared
		when operation starts
ap_done	Completion status	Set when last output sent, cleared by
		write-1-to-clear
ap_idle	Idle status indicator	High when reset or after ap_done, low during
		computation
tvalid	Data validity	Synchronized with BRAM read latency and
		MAC pipeline
tready	Flow control	Backpressure handling for input/output streams

# 3. Interface Description

AXI4-Lite Interface

Signals:

awready, wready, arready: Handshake signals for write/read channels.

awaddr, araddr: Address buses for write/read operations.

wdata, rdata: Data buses for write/read operations.

Register Map:

```
ADDR AP CTRL (0x00): Control register (start bit, idle/done status).
         ADDR datalength (0x10): Data length register.
         ADDR tapparameters (0xFF): Base address for coefficients.
AXI-Stream Interface
     Slave Stream (Input):
         ss tvalid, ss tdata, ss tlast: Input data stream.
         ss tready: Asserted when the filter is ready to accept data.
    Master Stream (Output):
         sm tvalid, sm tdata, sm tlast: Filtered output data stream.
BRAM Interfaces
    Coefficient BRAM:
         Write enable (tap WE) triggered by AXI-Lite writes to 0xFF.
         Read address (tap_A) selected based on read/write operations.
    Data BRAM:
         Circular buffer implementation with automatic address wrapping at 0x28.
         Write enable (data WE) controlled by stream input validity.
Core FIR Computation: Multiply-Accumulate (MAC) Engine
    Pipeline Stages:
         Coefficient Fetch: Read coefficient from tap Do and data sample from data Do.
         Multiplication: Compute ymult = tap Do * data Do.
         Accumulation: Update yout = ymult + yout.
    State Machine:
         Initial State: Load first coefficient and data sample.
         Intermediate States: Iterate through all 11 taps.
         Final State: Output result via sm tdata and reset addresses.
```

```
// MAC operation for FIR computation
always @(posedge axis clk) begin
    if (firstate) begin
          case (tapa)
               12'h00: begin
                    ymult <= tap Do * data Do;
                    yout <= ymult + yout;</pre>
                    tapa \le tapa + 4;
               end
              // ...
               12'h28: begin
                    ymult <= tap Do * data Do;
                    yout <= ymult + yout;</pre>
                    tapa \le 12'h00;
               end
          endcase
     end
end
```

## 4. Datapath

Data Input Flow:

ss tready deasserted during computation to prevent overflow.

AXI-Stream Slave receives data via ss tdata


Data stored in circular buffer (Data BRAM)

Address wrapping at 0x28 (40 bytes = 10 samples)

```
always @(posedge axis_clk) begin

ymult <= tap_Do * data_Do;

yout <= ymult + yout;end
```



#### Computation Flow:

Parallel MAC operations with pipeline registers


Coefficient addressing: 0x00-0x28 (11 taps)

#### Output Flow:

Results stored in yout register

AXI-Stream Master controls sm\_tvalid/sm\_tready handshake

tlast generation synchronized with data length



#### 5. Simulation result

The verification used 600 input data points. The final checks validated the control register with masking.

AXI-Lite writes to ap start and coefficient registers.

AXI-Stream data input with tlast assertion.

Output Yn matching golden reference.

```
A
           ▼ | 11 | 10 | 100 | 10
   [PASS]
          [Pattern
                            578] Golden answer:
                                                         -4758, Your answer:
   [PASS]
                                                                                      4575
           [Pattern
                            579]
                                 Golden answer:
                                                         -4575,
                                                                Your answer:
          [Pattern
[Pattern
                                 Golden answer:
Golden answer:
   [PASS]
                            5801
                                                         -1302
                                                                Your answer:
                                                                                      1302
   [PASS]
                            581]
                                                         -4209,
                                                                                      4209
                                                                Your answer:
   [PASS]
           [Pattern
                            5821
                                 Golden answer:
                                                         -4026.
                                                                Your answer:
                                                                                      -4026
                                 Golden answer:
   [PASS]
           [Pattern
                            5841
                                 Golden answer:
                                                         -3660. Your answer:
                                                                                      - 3660
   [PASS]
                            585]
                                 Golden answer:
                                                         - 3477
                                                                                      -3477
   [PASS]
           [Pattern
                            586]
                                                         -3294, Your answer:
                                                                                      -3294
                                 Golden answer:
   [PASS]
           [Pattern
                            5871
                                 Golden answer:
Golden answer:
                                                         -3111, Your answer:
-2928, Your answer:
                                                                                      -3111
           [Pattern
                            588]
   [PASS]
                                                                                      - 2928
   [PASS]
           [Pattern
                            5891
                                 Golden answer:
                                                         -2745, Your answer:
                                                                                      -2745
           [Pattern
                                 Golden answer:
                                                         -2562,
                                                                Your answer:
   [PASS]
           [Pattern
                            591]
                                 Golden answer:
                                                         -2379, Your answer:
                                                                                      -2379
   [PASS]
                                 Golden answer:
                                                         -2196,
                                                                                      -2196
   [PASS]
                                 Golden answer:
                                                         -2013, Your answer:
           [Pattern
                            593]
                                                                                      -2013
   [PASS]
          [Pattern
                            594] Golden answer:
                                                         -1830, Your answer:
                                                                                      -1830
          [Pattern
                            595]
                                 Golden answer:
                                                         -1647, Your answer:
   [PASS]
                                                                                      -1647
   [PASS]
          [Pattern
                            5961 Golden answer:
                                                         -1464 Your answer
                                                                                      -1464
   [PASS] [Pattern
                            597] Golden answer:
                                                         -1281, Your answer:
  OK: exp = 0, rdata = 0
  [PASS] [Pattern
[PASS] [Pattern
                                                         -1098, Your answer:
                            598] Golden answer:
                                                                                      -1098
                            599] Golden answer:
                                                          -915, Your answer:
                                                                                       -915
                         6, rdata =
  OK: exp =
  OK: exp =
                         6, rdata =
                                                6
         -----Congratulations! Pass-----
🖒 $finish called at time : 66685 ns : File "/home/ubuntu/Desktop/lab3/lab3.srcs/sim_l/new/fir_tb.v" Line 202
```

## 6.Implementation Challenges

#### **AXI Protocol Compliance:**

Strict timing requirements for signal assertions

Handshake synchronization between channels

## Memory Timing:

BRAM read latency compensation

Address wrapping management

#### Concurrent Access Handling:

Arbitration between configuration and operation phases

Invalid access detection during computation

To further optimize the design's timing performance and scalability, I plan to enhance the pipeline architecture by increasing the number of pipeline stages. This improvement aims to reduce critical path delays and boost the maximum achievable clock frequency.

