
Chapter 4

The Processor



Full Datapath





ALU Control

ALU used for

Load/Store: F = add

Branch: F = subtract

R-type: F depends on funct field

| ALU control | Function |
|-------------|------------------|
| 0000 | AND |
| 0001 | OR |
| 0010 | add |
| 0110 | subtract |
| 0111 | set-on-less-than |
| 1100 | NOR |



ALU Control

- Assume 2-bit ALUOp derived from opcode
 - Combinational logic derives ALU control

| opcode | ALUOp | Operation | funct | ALU function | ALU control |
|--------|-------|------------------|-----------------|------------------|-------------|
| lw | 00 | load word | XXXXXX | add | 0010 |
| SW | 00 | store word | XXXXXX | add | 0010 |
| beq | 01 | branch equal | XXXXXX subtract | | 0110 |
| R-type | 10 | add | 100000 | add | 0010 |
| | | subtract | 100010 | subtract | 0110 |
| | | AND | 100100 | AND | 0000 |
| | | OR | 100101 | OR | 0001 |
| | | set-on-less-than | 101010 | set-on-less-than | 0111 |




The Main Control Unit

Control signals derived from instruction

| R-type | 0 | rs | rt | ı | rd sham | | nt | funct |
|----------------|----------|--------|----------|----|---------|-------|-----|-------------|
| | 31:26 | 25:21 | 20:16 | 15 | 5:11 | 10:0 | 6 | 5:0 |
| Load/ Store | 35 or 43 | rs | rt | | address | | | |
| Clore | 31:26 | 25:21 | 20:16 | | | 15 | 5:0 | |
| Branch | 4 | rs | rt | | address | | | |
| | 31:26 | 25:21 | 20:16 | | | 15 | 5:0 | \uparrow |
| | | | | \ | | | | |
| | opcode | always | read, | | write | e for | | sign-extend |
| | | read | except | | R-type | | | and add |
| | | | for load | | and | load | | 4 |




Datapath With Control






R-Type Instruction






Load Instruction






Branch-on-Equal Instruction





Controller



| | | R-format | lw | SW | beq |
|--------|----------|----------|--------|--------|--------|
| | Opcode | 000000 | 100011 | 101011 | 000100 |
| 0 | RegDst | 1 | 0 | Х | Х |
| u | ALUSrc | 0 | 1 | 1 | 0 |
| t p | MemtoReg | 0 | 1 | X | X |
| u | RegWrite | 1 | 1 | 0 | 0 |
| t | MemRead | 0 | 1 | 0 | 0 |
| S | MemWrite | 0 | 0 | 1 | 0 |
| | Branch | 0 | 0 | 0 | 1 |
| | ALUOp1 | 1 | 0 | 0 | 0 |
| | ALUOp2 | 0 | 0 | 0 | 1 |




Implementing Jumps

Jump 2 address 25:0

- Jump uses word address
- Update PC with concatenation of
 - Top 4 bits of old PC
 - 26-bit jump address
 - **00**
- Need an extra control signal decoded from opcode



Datapath With Jumps Added





Up Next

- Pipelined Implementation
- Why isn't single cycle enough?
 - control is relatively simple
 - CPI is 1, but cycle time must be long enough for every instruction to complete!
 - branch instruction versus load instruction
 - loads require instruction fetch, register access, ALU, memory access, register access
 - branches require instruction fetch, register access, ALU
 - and this is for a simplified processor!
 - no floating point ops, no multiply or divide

