Chapter 4


The Processor



Hazards

- Suppose initially, register \$i holds the number 2i
- What happens when we see the following dynamic instruction sequence:
 - add \$3, \$10, \$11
 - this should add 20 + 22, putting result 42 into \$3
 - Iw \$8, 50(\$3)
 - this should load memory location 92 (42+50) into \$8
 - sub \$11, \$8, \$7
 - this should subtract 14 from that just-loaded val =


The Pipeline in Execution



The Pipeline in Execution

sub \$11, \$8, \$7 lw \$8, 50(\$3) add \$3, \$10, \$11 **Memory Access** Write Back HAZARD. This should have been "42"! M u But register 3 didn't get updated yet. IF/ID ID/EX EX/MEM MEM/WB Shift left 2 Read register 1 Address Read data 1 Read register 2 Instruction Registers Read 42 memory Write Read data 2 Address data register Data Write memory Write data extend

The Pipeline in Execution



Hazards

- Situations that prevent starting the next instruction in the next cycle
- Structure hazards
 - A required resource is busy
- Data hazard
 - Need to wait for previous instruction to complete its data read/write
- Control hazard
 - Deciding on control action depends on previous instruction




Structure Hazards

- Conflict for use of a resource
- In MIPS pipeline with a single memory
 - Load/store requires data access
 - Instruction fetch would have to stall for that cycle
 - Would cause a pipeline "bubble"
- Hence, pipelined datapaths require separate instruction/data memories
 - Or separate instruction/data caches



Data Hazards

- An instruction depends on completion of data access by a previous instruction
 - add \$s0, \$t0, \$t1 sub \$t2, \$s0, \$t3





Data Hazards

When a result is needed in the pipeline before it is available, a "data hazard" occurs.

