







LP2950, LP2951 SLVS582J - APRIL 2006 - REVISED AUGUST 2024

LP295x Adjustable Micropower Voltage Regulators With Shutdown

1 Features

- Wide input voltage range
 - V_{IN} range (new chip): 2V to 30V
- Wide output voltage range V_{OUT}
 - Fixed option: 5.0V, 3.3V, 3V (Legacy Chip)
 - Adjustable option: 1.2V to 29V
- V_{OUT} accuracy:
 - ±2% over temperature for legacy chip
 - ±0.7% over temperature for new chip
 - ±1% over line, load, and temperature for new
- Output current: Up to 100mA
- Low I_O (New Chip): 50µA (Typical)
- Low dropout: 340mV (Typical) at 100mA for new
- Output current limiting and thermal shutdown
- Open-Drain Error output
- Stable over a wide range of ceramic output capacitor values
 - C_{OUT} range: 1μF to 100μF (New Chip)
 - ESR range: 0 to 2Ω (New Chip)
- Operating junction temperature: -40°C to 125°C
- Package option:
 - LP (3-pin TO-92)
 - D (8-pin SOIC)
 - DRG (8-pin WSON)

2 Applications

- **Grid Infrastructure**
- **Factory Automation**
- **Motor Drives**
- **Building Automation**




Figure 3-1. Dropout Voltage vs Temperature (New Chip)

3 Description

The LP2951 is a wide input low-dropout regulator (LDO) supporting an input voltage range from 2V to 30V and up to 100mA of load current. LP2951 is able to output either a fixed or adjustable output from the same device. By tying the OUTPUT and SENSE pins together, and the FEEDBACK and V_{TAP} pins together, the LP2950/LP2951 can give 5V or 3.3V fixed output voltages. Alternatively, by leaving the SENSE and V_{TAP} pins open and connecting FEEDBACK to an external resistor divider, the output can be set to any value between 1.2V to 29V.


The LP2951 has a ERROR output that monitors the voltage at the feedback pin to indicate the status of the output voltage. The SHUTDOWN input and ERROR output can be used for sequencing multiple power supplies in the system.

The LP2951 is available in a 3-pin 4.83mm x 4.83mm TO-92(LP), an 8-pin 4.9mm x 6.0mm SOIC(D), and 8-pin 3mm x 3mm SON(DRG) package.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾							
LP2950	LP (TO-92, 3)	4.83mm × 4.83mm							
LP2951	D (SOIC, 8)	4.90mm x 6.00mm							
	DRG (SON, 8)	3.00mm x 3.00mm							

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Application Circuit



Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Pin Configuration and Functions	
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	4
5.3 Recommended Operating Conditions	5
5.4 Thermal Information	5
5.5 Electrical Characteristics (Both Legacy and	New
Chip)	5
5.6 Timing Requirements	9
5.7 Typical Characteristics	10
6 Detailed Description	<mark>21</mark>
6.1 Overview	21
6.2 Functional Block Diagrams	21
6.3 Feature Description	<mark>22</mark>
6.4 Device Functional Modes	23

7	Application and Implementation	. 23
	7.1 Application Information	23
	7.2 Typical Application	. 25
	7.3 Power Supply Recommendations	.29
	7.4 Layout	. 29
8	Device and Documentation Support	.29
	8.1 Device Support	29
	8.2 Receiving Notification of Documentation Updates	.29
	8.3 Device Nomenclature	.29
	8.4 Documentation Support	. 30
	8.5 Support Resources	. 30
	8.6 Trademarks	. 30
	8.7 Electrostatic Discharge Caution	.30
	8.8 Glossary	
9	Revision History	
1	0 Mechanical, Packaging, and Orderable	
	Information	. 31



4 Pin Configuration and Functions




Table 4-1. Pin Functions

	PIN		TYPE ⁽¹⁾	DESCRIPTION			
NAME LP2950 LP2951			ITPE	DESCRIPTION			
ERROR	_	5	0	Active-low open-drain error output. Goes low when V _{OUT} drops by 6% of the nominal value.			
FEEDBACK	_	7	I	Determines the output voltage. Connect to V_{TAP} (with OUTPUT tied to SENSE) for fixed output option, or connect to a resistor divider for adjustable output option.			
GND	2	4	_	Ground			
INPUT	3	8	I	Input supply pin. Use a capacitor with a value of 1µF or larger from this pin to ground is recommended. See the Section 7.1.2 section for more information.			
OUTPUT	1	1	0	A capacitor is required from OUTPUT to GND for stability. For best transient response, use the nominal recommended value or larger ceramic capacitor from OUTPUT to GND ⁽²⁾ , see the Section 7.1.2. Place the output capacitor as close to output of the device as possible.			
SENSE	_	2	I	Senses the output voltage. Connect to OUTPUT (with FEEDBACK tied to V_{TAP}) for fixed output option only. If using the device as adjustable output, this pin must be left floating.			
SHUTDOWN	_	3	ı	Active-high input. High signal disables the device; low signal enables the device.			
V _{TAP}	_	6	0	Connect to FEEDBACK for fixed output option. If using the device as adjustable output, this pin must be left floating.			

⁽¹⁾ I = Input; O = Output

⁽²⁾ The nominal output capacitance must be greater than 1μF. Throughout this document, the nominal derating on these capacitors is 50%. Verify that the effective capacitance at the pin is greater than 1μF.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V	Continuous input voltage range (Legacy chip)	-0.3	30	V
VIN VOUT VSHDN VERROR VFDBK VTAP VSENSE	Continuous input voltage range (New chip)	-0.3	42	V
V _{OUT}	Output voltage range	-0.3	39	V
V	SHUTDOWN input voltage range (Legacy chip)	-1.5	30	V
VSHDN	SHUTDOWN input voltage range (New chip)	-0.3	30	V
V	ERROR comparator output voltage range (Legacy chip) (2)	-1.5	30	V
V ERROR	ERROR comparator output voltage range (New chip) ⁽²⁾	-0.3	30	V
V	FEEDBACK input voltage range (Legacy chip)(2) (3)	-1.5	30	V
V FDBK	FEEDBACK input voltage range (New chip)(2) (3)	-0.3	5	V
V _{TAP}	Internal resistor divider (Fixed voltage option only) (New Chip)	-0.3	5	V
V _{SENSE}	Output voltage sense (Fixed voltage option only) (New Chip)	-0.3	5	V
T _{stg}	Storage temperature range	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

5.2 ESD Ratings

			VALUE (Legacy Chip)	VALUE (New Chip)	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2500	±3000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

Product Folder Links: LP2950 LP2951

²⁾ Can exceed input supply voltage.

⁽³⁾ If load is returned to a negative power supply, the output must be diode clamped to GND.

⁽²⁾ JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage	2.0		30	V
V _{EN}	Enable voltage	0		30	V
V _{OUT}	Output voltage	1.2		30	V
I _{OUT}	Output current	0		100	mA
C _{OUT}	Output capacitor ⁽¹⁾	1	2.2	100	μF
C ECD	Output capacitor ESR (Legacy chip)	30m		5	Ω
C _{OUT} ESR	Output capacitor ESR (New chip)	0		2	Ω
C _{IN}	Input capacitor		1		μF
C _{FF}	Feed-forward capacitor (optional ⁽²⁾ , for adjustable device only)		10		pF
I _{FB_DIVIDER}	Feedback divider current ⁽²⁾ (adjustable device only)	12			μA
T _A	Ambient temperature range	-40		125	°C
TJ	Junction temperature range	-40		150	°C

⁽¹⁾ Effective output capacitance of 0.5µF minimum required for stability.

5.4 Thermal Information

			egacy Chip)	New		
THERMAL METRIC ⁽¹⁾ (2)		D	DRG	LP	D	DRG	UNIT
		8 PINS	8 PINS	3 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	97	52.44	140	123	61.2	°C/W

⁽¹⁾ The thermal data is based on the JEDEC standard high K profile, JESD 51-7. Two-signal, two-plane, four-layer board with 2-oz. copper. The copper pad is soldered to the thermal land pattern. Also, correct attachment procedure must be incorporated.

5.5 Electrical Characteristics (Both Legacy and New Chip)

 $V_{IN} = V_{OUT}$ (nominal) + 1V, $I_L = 100\mu A$, $C_L = 1\mu F$ (for New Chip) and $C_L = 2.2\mu F$ (for Legacy Chip), 8-pin version: FEEDBACK tied to V_{TAP} , OUTPUT tied to SENSE, $V_{SHUTDOWN} \ge 0.7V$

PARAMETER	TEST CONDITIONS		TJ	MIN	TYP	MAX	UNIT
3.3-V VERSION (LP295x-33)		'					
			25°C	3.267	3.3	3.333	
Output valtage	L = 100vA	Legacy chip	–40°C to 125°C	3.234	3.3	3.366	666 V
Output voltage	I _L = 100μA		25°C	3.2868	3.3	3.3132	V
		New chip	–40°C to 125°C	3.2736	3.3	3.3264	
5-V VERSION (LP295x-50)							
		Legacy chip	25°C	4.95	5	5.05	
Output voltage	Ι _Ι = 100μΑ		–40°C to 125°C	4.900	5	5.100	V
Output voltage	- 100μΑ		25°C	4.98	5	5.02	V
		New chip	–40°C to 125°C	4.96	5	5.04	
Output Voltage Accuracy	$V_{IN} = [V_{OUT(NOM)} + 1V]$ to 30V, $I_{OUT} = 100\mu A$ to 100mA	New chip	–40°C to 125°C	-1		1	%

⁽²⁾ C_{FF} required for stability if the feedback divider current < 12μA. Feedback divider current = V_{OUT} / (R₁ + R₂). See the Feed-Forward Capacitor (C_{FF}) section for details.

⁽²⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.



 V_{IN} = V_{OUT} (nominal) + 1V, I_L = 100 μ A, C_L = 1 μ F (for New Chip) and C_L = 2.2 μ F (for Legacy Chip), 8-pin version: FEEDBACK tied to V_{TAP} , OUTPUT tied to SENSE, $V_{SHUTDOWN} \ge 0.7V$

PARAMETER	TEST CONDITIONS		TJ	MIN TYP	MAX	UNIT
Output voltage temperature coefficient ⁽¹⁾	I _L = 100μA	Legacy chip	–40°C to 125°C	20	100	ppm/°C
Coefficient		New chip		20	60	
			25°C	0.03	0.2	
Line regulation ⁽²⁾	V _{IN} = [V _{OUT(NOM)} + 1 V] to 30V	Legacy chip	–40°C to 125°C		0.4	- %/V
Line regulation.	VIN - [VOUT(NOM) . 1 V] to 30 V		25°C	0.0006	0.01) /0/ V
Line regulation ⁽²⁾ Load regulation ⁽²⁾ Dropout voltage		New chip	–40°C to 125°C		0.015	
			25°C	0.04	0.2	
Lond regulation(2)	I _L = 100μA to 100mA	Legacy chip	–40°C to 125°C		0.3	%
Load regulation—	IL - TOOMA to TOOMA		25°C	0.04	0.1	70
		New chip	–40°C to 125°C		0.2	
			25°C	50	80	
	V = 2V = 400vA	Legacy chip	–40°C to 125°C		150	
	$V_{IN} = 2V, I_{L} = 100 \mu A$		25°C	1	4	- mV
Dronout voltage		New chip	–40°C to 125°C		5	
Dropout voltage		Legacy chip	25°C	380	450	
	V _{IN} = 2V, I _L = 100mA		–40°C to 125°C		600	
			25°C	340	420	1
		New chip	–40°C to 125°C		550	
		Legacy chip	25°C	75	120	
			–40°C to 125°C		140	μΑ
	I _L = 100μA		25°C	50	65	
CND ourrent		New chip	–40°C to 125°C		80	
Load regulation ⁽²⁾ Dropout voltage GND current Dropout ground current UVLO V _{IN} Rising UVLO V _{IN} Falling			25°C	8	12	
	L = 400mA	Legacy chip	–40°C to 125°C		14	
	I _L = 100mA		25°C		0.8	- mA
		New chip	–40°C to 125°C		0.9	
			25°C	110	170	
Drangut ground gurrent	$V_{IN} = V_{OUT(NOM)} - 0.5V,$	Legacy chip	–40°C to 125°C		200	
Diopout ground current	$I_L = 100 \mu A$		25°C	78	120	μA
		New chip	–40°C to 125°C		150	
UVLO V _{IN} Rising				1.8 1.9	2.0	.,
UVLO V _{IN} Falling	I _L = 100μA	New chip	–40°C to 125°C	1.7 1.8	1.9	V
Hysteresis			1.20 0	100		mV

 V_{IN} = V_{OUT} (nominal) + 1V, I_L = 100 μ A, C_L = 1 μ F (for New Chip) and C_L = 2.2 μ F (for Legacy Chip),

8-pin version: FEEDBACK tied to V_{TAP}, OUTPUT tied to SENSE, V_{SHUTDOWN} ≥ 0.7V **TEST CONDITIONS PARAMETER** T_J **TYP** MAX UNIT 25°C 160 200 Legacy chip –40°C to 220 125°C Current limit $V_{OUT} = 0V$ mΑ 25°C 200 180 New chip –40°C to 230 125°C 0.05 Legacy chip 0.2 Thermal regulation⁽³⁾ $I_{L} = 100 \mu A$ 25°C %/W New chip 0.05 0.2 Legacy chip 430 $C_L = 1\mu F$ (5V only) 25°C 265 New chip $C_{L} = 200 \mu F$ Legacy chip 160 Output noise (RMS), 25°C μV 10 Hz to 100 kHz $C_1 = 100 \mu F$ 250 New chip $C_L = 3.3 \mu F$ Legacy chip 100 C_{Bypass} = 0.01μF between 25°C New chip 100 pins 1 and 7 V_{IN} - V_{OUT} = 1V, Frequency = 25°C 80 dB Power supply ripple rejection New chip 100Hz, I_{OUT} ≥ 5mA (LP2951-xx) 8-PIN VERSION ONLY ADJ 25°C 1.235 1.252 1.218 Legacy chip –40°C to 1.212 1.257 125°C Reference voltage 25°C 1.192 1.2 1.208 ٧ New chip -40°C to 1.189 1.211 125°C Legacy chip 1.2 1.272 $V_{IN} = 2.3V \text{ to } 30V,$ -40°C to Reference voltage $I_{L} = 100 \mu A \text{ to } 100 \text{mA}$ 125°C New chip 1.188 1.212 20 Legacy chip 25°C Reference voltage temperature coefficient(1) ppm/°C New chip 5 25°C 20 40 Legacy chip -40°C to 60 125°C FEEDBACK bias current nΑ 25°C 50 10 New chip -40°C to 60 125°C 0.1 Legacy chip 25°C FEEDBACK bias current temperature coefficient nA/°C 0.1 New chip **ERROR COMPARATOR** 25°C 0.01 1 Legacy chip –40°C to 2 125°C Output leakage current $V_{OUT} = 30V$ μΑ 25°C 0.2 0.5 New chip –40°C to 1 125°C 25°C 150 250 Legacy chip -40°C to 400 125°C $V_{IN} \ge 2V$ Output low voltage mV $I_{OL} = 400 \mu A$ 25°C 180 250 New chip –40°C to

350

125°C



 $V_{IN} = V_{OUT}$ (nominal) + 1V, $I_L = 100\mu A$, $C_L = 1\mu F$ (for New Chip) and $C_L = 2.2\mu F$ (for Legacy Chip), 8-pin version: FEEDBACK tied to V_{TAP} , OUTPUT tied to SENSE, $V_{SHIITDOWN} \ge 0.7V$

PARAMETER	TEST CONDITIONS		TJ	MIN	TYP	MAX	UNIT
			25°C	40	60		
Law and three hald walks are (FDDOD	Legacy chip	–40°C to 125°C	25			,,	
Jpper threshold voltage (ERROR		25°C	40	60		mV	
	New chip	–40°C to 125°C	25				
		25°C		75	95		
_ower threshold voltage (ERROR	Legacy chip	–40°C to 125°C			140	mV	
Lower threshold voltage (ERROR	output low)(**)		25°C		75	95	IIIV
		New chip	–40°C to 125°C			140	
Hysteresis ⁽⁴⁾		Legacy chip	25°C		15		mV
Tysieresis ⁽⁴⁾		New chip	25°C		15		mv
SHUTDOWN INPUT			•				
	Low (regulator ON)	Legacy chip	–40°C to			0.7	
must la nia salta na	Low (regulator ON)	New chip	125°C			0.7	V
nput logic voltage	Lligh (regulator OFF)	Legacy chip	–40°C to	2			V
	High (regulator OFF)	New chip	125°C	2			
			25°C		30	50	
		Legacy chip	–40°C to 125°C			100	
	SHUTDOWN = 2.4V		25°C		0.2	0.5	
SHUTDOWN input current		New chip	–40°C to 125°C			1	μA
SHO I DOWN IIIput current			25°C		450	600	μА
	SHUTDOWN = 30V	Legacy chip	–40°C to 125°C			750	
	SHUTDOWN - 30V		25°C		0.3	0.5	
		New chip	–40°C to 125°C			1	
			25°C		3	10	
Regulator output current	V _{SHUTDOWN} ≥ 2V,	Legacy chip	–40°C to 125°C			20	^
n shutdown	V _{IN} ≥ 30V, V _{OUT} = 0, FEEDBACK tied to V _{TAP}		25°C		4	6	μA
	IA	New chip	–40°C to 125°C			7.5	

- (1) Output or reference voltage temperature coefficient is defined as the worst-case voltage change divided by the total temperature range.
- (2) Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered under the specification for thermal regulation.
- (3) Thermal regulation is defined as the change in output voltage at a time (T) after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 50-mA load pulse at V_{IN} = 30V, V_{OUT} = 5V (1.25W pulse) for t = 10ms.
- (4) Comparator thresholds are expressed in terms of a voltage differential equal to the nominal reference voltage (measured at V_{IN} V_{OUT} = 1V) minus FEEDBACK terminal voltage. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain = V_{OUT}/V_{REF} = (R1 + R2)/R2. For example, at a programmed output voltage of 5V, the ERROR output is specified to go low when the output drops by 95mV × 5V/1.2V = 395mV. Thresholds remain constant as a percentage of V_{OUT} (as V_{OUT} is varied), with the low-output warning occurring at 6% below nominal (typ) and 7.7%(max).

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



5.6 Timing Requirements

Parameter	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PGDH}	PG delay time rising, time from 92% V _{OUT} to 20% of PG ⁽¹⁾		40		μs
t _{PGDL}	PG delay time falling, time from 90% V _{OUT} to 80% of PG ⁽¹⁾		10		μs

(1) Output Overdrive = 10%



5.7 Typical Characteristics





Figure 5-1. Quiescent Current vs Load Current (Legacy Chip)



 $V_{IN} = 6V$, $V_{OUT} = 5V$

Figure 5-2. Quiescent Current vs Load Current (New Chip)




Figure 5-3. Input Current vs Input Voltage (R_L = OPEN) (Legacy Chip)




Figure 5-4. Input Current vs Input Voltage (R_L = OPEN) (New Chip)





Figure 5-5. Input Current vs Input Voltage (R_L = 50k Ω)



 $V_{OUT} = 5V$, $I_{OUT} = 100 \mu A$

Figure 5-6. Input Current vs Input Voltage ($R_L = 50k\Omega$) (New Chip)

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated






Figure 5-7. Input Current vs Input Voltage ($R_L = 50\Omega$)(Legacy Chip)




Figure 5-8. Input Current vs Input Voltage ($R_L = 50\Omega$) (New Chip)




Figure 5-9. Output Voltage vs Temperature (Legacy Chip)




Figure 5-10. Output Voltage vs Temperature (New Chip)




Figure 5-11. Quiescent Current vs Input Voltage ($I_L = 0$) (Legacy Chip)




Figure 5-12. Quiescent Current vs Input Voltage ($I_L = 0$)(New Chip)







Figure 5-13. Quiescent Current vs Input Voltage (I_L = 1mA) (Legacy Chip)



 $V_{OUT} = 5V$

Figure 5-14. Quiescent Current vs Input Voltage (I_L = 1mA)(New Chip)




Figure 5-15. Quiescent Current vs Input Voltage (I_L = 100mA) (Legacy Chip)




Figure 5-16. Quiescent Current vs Input Voltage (I_L = 100mA) (New Chip)





Figure 5-17. Quiescent Current vs Temperature (I_L = 100mA) (Legacy Chip)



 $V_{IN} = 6V$, $V_{OUT} = 5V$

Figure 5-18. Quiescent Current vs Temperature (I_L = 100mA) (New Chip)

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated







Figure 5-19. Quiescent Current vs Temperature (I_L = 100 μ A) (Legacy Chip)



 V_{IN} = 6V, V_{OUT} = 5V

Figure 5-20. Quiescent Current vs Temperature (I_L = 100 μ A) (New Chip)





Figure 5-21. Short-Circuit Current vs Temperature (Legacy Chip)



$$V_{IN}$$
 = 6V, V_{OUT} = 0V

Figure 5-22. Short-Circuit Current vs Temperature (New Chip)




Figure 5-23. Dropout Voltage vs Temperature (Legacy Chip)




Figure 5-24. Dropout Voltage vs Temperature (New Chip)






Figure 5-25. Dropout Voltage vs Dropout Current (Legacy Chip)




Figure 5-26. Dropout Voltage vs Dropout Current (New Chip)




Figure 5-27. Minimum Operating Voltage vs Temperature (Legacy Chip)




Figure 5-28. Minimum Operating Voltage vs Temperature (New Chip)




Figure 5-29. LP2951 FEEDBACK Bias Current vs Temperature (Legacy Chip)




Figure 5-30. FEEDBACK Bias Current vs Temperature (New Chip)






Figure 5-35. Line Transient Response vs Time (Legacy Chip)

Ch3 50.0mV %


M 100μs A Ch4 J 80.0mV

<u>II→▼</u> -102.000μs

 $V_{IN} = 6V \ to \ 8V, \ V_{OUT} = 5V, C_{OUT} = 1\mu F, \ I_{OUT} = 100\mu A$ Figure 5-36. Line Transient Response vs Time (New Chip)

1.5










Figure 5-43. Enable Transient Response vs Time (New Chip)




Figure 5-44. Output Impedance vs Frequency (Legacy Chip)




Figure 5-45. Ripple Rejection vs Frequency (Legacy Chip)




Figure 5-46. Ripple Rejection vs Frequency (Legacy Chip)




Figure 5-47. Ripple Rejection vs Frequency (Legacy Chip)




Figure 5-48. Ripple Rejection vs Frequency (New Chip)






Figure 5-49. Ripple Rejection vs Frequency (New Chip)




Figure 5-50. Ripple Rejection vs Frequency (New Chip)




Figure 5-51. Output Noise vs Frequency (Legacy Chip)




Figure 5-52. Output Noise vs Frequency (New Chip)




Figure 5-53. Output Noise vs Frequency (New Chip)




Figure 5-54. LP2951 Divider Resistance vs Temperature (Legacy Chip)






Figure 5-55. Shutdown Threshold Voltage (Off to On) vs Temperature (Legacy Chip)




Figure 5-56. Shutdown Threshold Voltage (Off to On) vs
Temperature (New Chip)




Figure 5-57. Shutdown Threshold Voltage (On to Off) vs Temperature (Legacy Chip)




Figure 5-58. Shutdown Threshold Voltage (On to Off) vs
Temperature (New Chip)




Figure 5-59. Line Regulation vs Input Voltage (Legacy Chip)





Figure 5-60. Line Regulation vs Input Voltage (New Chip)

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback







6 Detailed Description

6.1 Overview

The LP2950 and LP2951 devices low-dropout voltage regulators that can accommodate a wide input supply-voltage range of up to 30V. The easy-to-use, 3-pin LP2950 is available in fixed-output voltages of 5V and 3.3V. However, the 8-pin LP2951 device is able to output either a fixed or adjustable output from the same device. By tying the OUTPUT and SENSE pins together, and the FEEDBACK and V_{TAP} pins together, the LP2951 device outputs a fixed 5V or 3.3V (depending on the version). Alternatively, by leaving the SENSE and V_{TAP} pins unconnected and connecting FEEDBACK to an external resistor divider, the output can be set to any value between 1.2V to 30V.

The LP2951 has a error flag output (ERROR) that monitors the voltage at the feedback pin to indicate the status of the output voltage. The SHUTDOWN input and ERROR output can be used for sequencing multiple power supplies in the system.

The LP295x devices are stable with small ceramic output capacitors, allowing for a small overall solution size. The LP295x devices has an output tolerance of 1% across line, load, and temperature variation (for the new chip) and is capable of delivering 100mA of continuous load current. This device includes integrated thermal shutdown, current limit, and undervoltage lockout (UVLO) features. These devices deliver excellent line and load transient performance. The operating ambient temperature range of the device is -40°C to 125°C.

6.2 Functional Block Diagrams




Figure 6-1. LP2951 Functional Block Diagram

6.3 Feature Description

6.3.1 Output Enable

The SHUTDOWN pin for the device is an active-high pin. The output voltage is enabled when the voltage of the SHUTDOWN pin is less than the low-level input voltage of the SHUTDOWN pin and disabled with the SHUTDOWN pin voltage is greater than the high-level input voltage of the SHUTDOWN pin. If independent control of the output voltage is not needed, connect the SHUTDOWN pin to the GND of the device.

6.3.2 Dropout Voltage

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage $(V_{IN} - V_{OUT})$ at the rated output current (I_{RATED}) , where the pass transistor is fully on. I_{RATED} is the maximum I_{OUT} listed in the Section 5.3 table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ($R_{DS(ON)}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the $R_{DS(ON)}$ of the device.

$$R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}}$$
 (1)

6.3.3 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I_{CL}). I_{CL} is listed in the Section 5.5 table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application note.

Figure 6-2 shows a diagram of the current limit.




Figure 6-2. Current Limit

6.3.4 Undervoltage Lockout (UVLO)

The device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the *Section 5.5* table.

6.3.5 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature (T_J) of the pass transistor rises to $T_{SD(shutdown)}$ (typical). Thermal shutdown hysteresis verifies that the device resets (turns on) when the temperature falls to $T_{SD(reset)}$ (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device can cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start up can be high from large $V_{\text{IN}} - V_{\text{OUT}}$ voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start up completes.

For reliable operation, limit the junction temperature to the maximum listed in the Section 5.3 table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

6.4 Device Functional Modes

6.4.1 Shutdown Mode

These devices can be placed in shutdown mode with a logic high at the SHUTDOWN pin. Return the logic level low to restore operation or tie SHUTDOWN to ground if the feature is not being used.

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The LP295x devices are used as low-dropout regulators with a wide range of input voltages.

7.1.1 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of $V_{OUT} \le V_{IN} + 0.3V$.

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, use external protection to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.

Figure 7-1 shows one approach for protecting the device.






Figure 7-1. Example Circuit for Reverse Current Protection Using a Schottky Diode

7.1.2 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than 0.5Ω . A higher value capacitor can be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

Dynamic performance of the device is improved with the use of an output capacitor. Use an output capacitor within the range specified in the Section 5.3 table for stability.

7.1.3 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The Section 5.4 table lists the primary thermal metrics, which are the junction-to-top characterization parameter (ψ_{JT}) and junction-to-board characterization parameter (ψ_{JB}). These parameters provide two methods for calculating the junction temperature (T_J), as described in the following equations. Use the junction-to-top characterization parameter $(\psi_{,|T})$ with the temperature at the center-top of device package (T_T) to calculate the junction temperature. Use the junction-to-board characterization parameter (ψ_{JB}) with the PCB surface temperature 1mm from the device package (T_B) to calculate the junction temperature.

$$T_{J} = T_{T} + \psi_{JT} \times P_{D} \tag{2}$$

where:

- P_D is the dissipated power
- T_T is the temperature at the center-top of the device package

$$T_{J} = T_{B} + \psi_{JB} \times P_{D} \tag{3}$$

where:

T_B is the PCB surface temperature measured 1mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use the metrics, see the Semiconductor and IC Package Thermal Metrics application note.

Product Folder Links: LP2950 LP2951

7.1.4 Power Dissipation (PD)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation (P_D).

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(4)

Note

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D}) \tag{5}$$

Thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Section 5.4* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

7.2 Typical Application




Figure 7-2. 12V to 5V Converter

7.2.1 Design Requirements

Minimum C_{OUT} value for stability (can be increased to 100 μ F for improved stability and transient response) SHUTDOWN must be actively terminated. Connect to GND if shutdown feature is not used.

7.2.1.1 Recommended Capacitor Types

7.2.1.1.1 Recommended Capacitors for the Legacy Chip

Most tantalum or aluminum electrolytics can be used at the input. Film-type capacitors also work but at higher cost. Ceramic capacitors can be used at the output, but the low ESR (as low as $5m\Omega$ to $10m\Omega$) can make the output not meet the minimum ESR requirement. If a ceramic capacitor is used, a series resistor between 0.1Ω to 2Ω must be added to meet the minimum ESR requirement.

7.2.1.1.2 Recommended Capacitors for the New Chip

The new chip requires an output capacitor of at least $1\mu F$ for stability and an equivalent series resistance (ESR) between 0Ω and 2Ω . Without the output capacitor, the regulator oscillates. For best transient performance, use X5R- and X7R-type ceramic capacitors because these capacitors have minimal variation in value and ESR over temperature. When choosing a capacitor for a specific application, be mindful of the DC bias characteristics for the capacitor. Higher output voltages cause a significant derating of the capacitor. For best performance, the maximum recommended output capacitor is $100\mu F$. An input capacitor is not required for stability, however, good analog practice is to connect a capacitor (500nF or higher) between the GND and IN pin . Some input supplies have a high impedance, thus placing the input capacitor on the input supply helps reduce input impedance. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. If the input supply has a high impedance over a large range of frequencies, use several input capacitors in parallel to lower the impedance over frequency. Use a higher-value capacitor if large, fast rise-time load transients are anticipated, or if the device is located several inches from the input power source.

7.2.2 Detailed Design Procedure

7.2.2.1 Feedback Resistor Selection

V_{OUT} is set by the external feedback resistors R₁ and R₂ according to the following equation:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R_1}{R_2}\right) \tag{6}$$

To ignore the FB pin current error term in the V_{OUT} equation, set the feedback divider current to 100 times the FB pin current listed in the Section 5.5 table. This setting provides the maximum feedback divider series resistance, as shown in the following equation:

$$R_1 + R_2 \le \frac{V_{OUT}}{(I_{FR} \times 100)}$$
 (7)

7.2.2.2 Feedforward Capacitor

A feedforward capacitor (C_{FF}) is recommended to be connected between the OUT pin and the FB pin. C_{FF} improves transient, noise, and PSRR performance. A higher capacitance C_{FF} can be used; however, the start-up time increases. For a detailed description of C_{FF} tradeoffs, see the *Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator* application note.

As shown in Figure 7-3, poor layout practices and using long traces at the FB pin results in the formation of a parasitic capacitor (C_{FB}).

Product Folder Links: LP2950 LP2951




Figure 7-3. Formation of Parasitic Capacitor at the FB Pin

 C_{FB} , along with the feedback resistors R_1 and R_2 can result in the formation of an uncompensated pole in the transfer function of the loop gain. A C_{FB} value as small as 6pF can cause the parasitic pole frequency, given by Equation 8, to fall within the bandwidth of the LDO and result in instability.

$$f_{P} = \frac{1}{(2 \times \pi \times C_{FB} \times (R_{1} \parallel R_{2}))}$$
(8)

Adding a feedforward capacitor (C_{FF}), as shown in Figure 7-4, creates a zero in the loop gain transfer function that can compensate for the parasitic pole created by C_{FB} . Equation 9 and Equation 10 calculate the pole and zero frequencies.




Figure 7-4. Feedforward Capacitor Can Compensate the Effects of the Parasitic Capacitor

$$f_{P} = \frac{1}{(2 \times \pi \times (R_{1} \parallel R_{2}) \times (C_{FF} + C_{FB}))}$$
(9)

$$f_Z = \frac{1}{(2 \times \pi \times C_{FF} \times R_1)} \tag{10}$$

The C_{FF} value that makes f_P equal to f_Z , and result in a pole-zero cancellation, depends on the values of C_{FB} and the feedback resistors used in the application. Alternatively, if the feedforward capacitor is selected so that $C_{FF} \gg C_{FB}$, then the pole and zero frequencies given by Equation 9 and Equation 10 are related as:

$$\frac{f_{p}}{f_{z}} \cong \left(1 + \frac{R_{1}}{R_{2}}\right) = \frac{V_{OUT}}{V_{FB}} \tag{11}$$



In most applications, particularly where a 3.3V or 5V V_{OUT} is generated, this ratio is not very large, implying that the frequencies are located close to each other and therefore the parasitic pole is compensated. Even for large V_{OUT} values, where this ratio can be as large as 20, a C_{FF} value in the range 100pF $\leq C_{FF} \leq$ 10nF typically helps prevent instability caused by the parasitic capacitance on the feedback node.

7.2.3 Application Curve




Figure 7-5. Load Transient Response vs Time (V_{OUT} = 5V, C_L = 1 μ F)

Product Folder Links: LP2950 LP2951

7.3 Power Supply Recommendations

Maximum input voltage must be limited to 30V for proper operation. Place input and output capacitors as close to the device as possible to take advantage of the high frequency noise filtering properties.

7.4 Layout

7.4.1 Layout Guidelines

- Verify that the traces on the input and outputs of the device are wide enough to handle the desired currents. For this device, the output trace needs to be larger to accommodate the larger available current.
- Place input and output capacitors as close to the device as possible to take advantage of the high frequency noise filtering properties.

7.4.2 Layout Example




Figure 7-6. LP2951 Layout Example (D or P Package)

8 Device and Documentation Support

8.1 Device Support

8.1.1 Development Support

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation. The LP2951EVM (and related user guide) can be requested at the Texas Instruments website through the product folders or purchased directly from the TI eStore.

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Device Nomenclature

Table 8-1. Device Nomenclature

PRODUCT ⁽¹⁾	V _{OUT}						
LP2951- xx<i>yyy</i>z	 xx is the nominal output voltage (for example, 50 = 5.0V, 33 = 3.3V). yyy is the package designator. z is the package quantity. Devices can ship with the legacy chip (CSO: SFB) or the new chip (CSO: RFB). The reel packaging label provides CSO information to distinguish which chip is being used. Device performance for new and legacy chips is denoted throughout the data sheet. 						
LP2951DR	Adjustable option. Devices can ship with the legacy chip (CSO: SFB) or the new chip (CSO: RFB). The reel packaging label provides CSO information to distinguish which chip is being used. Device performance for new and legacy chips is denoted throughout the data sheet.						



Table 8-1. Device Nomenclature (continued)

PRODUCT ⁽¹⁾	V _{OUT}
LP2950- xx<i>yyy</i>z	 xx is the nominal output voltage (for example, 50 = 5.0V, 33 = 3.3V). yyy is the package designator. z is the package quantity. Devices can ship with the legacy chip (CSO: SFB) or the new chip (CSO: RFB). The reel packaging label provides CSO information to distinguish which chip is being used. Device performance for new and legacy chips is denoted throughout the data sheet.

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

8.4 Documentation Support

8.4.1 Related Documentation

Texas Instruments, LP2951EVM, EVM user's guide

8.5 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.6 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.8 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision I (November 2014) to Revision J (August 2024)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Changed entire document to align with current family format	1
•	Added M3 devices to document	1
•	Added the Device Support section	29
•	Changed the Evaluation Module section to the Development Support section	29
•	Added the Documentation Support and Related Documentation sections	30

Changes from Revision H (March 2012) to Revision I (November 2014)

Page

Added Applications, Device Information table, Handling Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout

Product Folder Links: LP2950 LP2951



	section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information
	section
•	Removed Ordering Information table

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





www.ti.com 21-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP2950-30LP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	KY5030	Samples
LP2950-30LPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	to 125 KY5030	
LP2950-30LPRE3	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	KY5030	Samples
LP2950-33LPE3	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	KY5033	Samples
LP2950-33LPRE3	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	KY5033	Samples
LP2950-50LPRE3	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	KY5050	Samples
LP2951-30D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	KY5130	Samples
LP2951-30DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	KY5130	Samples
LP2951-30DRGR	ACTIVE	SON	DRG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZUD	Samples
LP2951-33D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	KY5133	Samples
LP2951-33DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	KY5133	Samples
LP2951-33DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	KY5133	Samples
LP2951-33DRGR	ACTIVE	SON	DRG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZUE	Samples
LP2951-50D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	KY5150	Samples
LP2951-50DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	KY5150	Samples
LP2951-50DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	KY5150	Samples
LP2951-50DRGR	ACTIVE	SON	DRG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZUF	Samples
LP2951D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LP2951	Samples
LP2951DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LP2951	Samples
LP2951DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LP2951	Samples

PACKAGE OPTION ADDENDUM

www.ti.com 21-Apr-2024

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LP2951:

Automotive : LP2951-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 4-May-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2951-30DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LP2951-30DRGR	SON	DRG	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
LP2951-33DRGR	SON	DRG	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
LP2951-50DRGR	SON	DRG	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
LP2951DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 4-May-2024



*All dimensions are nominal

7 til dilliciololio ale Hollilla							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2951-30DR	SOIC	D	8	2500	340.5	338.1	20.6
LP2951-30DRGR	SON	DRG	8	3000	367.0	367.0	35.0
LP2951-33DRGR	SON	DRG	8	3000	367.0	367.0	35.0
LP2951-50DRGR	SON	DRG	8	3000	367.0	367.0	35.0
LP2951DR	SOIC	D	8	2500	340.5	338.1	20.6

PACKAGE MATERIALS INFORMATION

www.ti.com 4-May-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LP2951-30D	D	SOIC	8	75	507	8	3940	4.32
LP2951-33D	D	SOIC	8	75	507	8	3940	4.32
LP2951-50D	D	SOIC	8	75	507	8	3940	4.32
LP2951D	D	SOIC	8	75	507	8	3940	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DRG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. SON (Small Outline No-Lead) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. JEDEC MO-229 package registration pending.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040001-2/F



TO-92 - 5.34 mm max height

TO-92



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. Lead dimensions are not controlled within this area.4. Reference JEDEC TO-226, variation AA.
- 5. Shipping method:

 - a. Straight lead option available in bulk pack only.
 b. Formed lead option available in tape and reel or ammo pack.
 - c. Specific products can be offered in limited combinations of shipping medium and lead options.
 - d. Consult product folder for more information on available options.



TO-92





TO-92





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated