Panasonic[®]

MICROCOMPUTER

MN101E

MN101E29G/F29G LSI User's Manual Vol.2

Pub.No. 2162902-021E

Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for general applications (such as office equipment, communications equipment, measuring instruments and household appliances), or for specific applications as expressly stated in this book.

 Consult our sales staff in advance for information on the following applications:
 - Special applications (such as for airplanes, aerospace, automotive equipment, traffic signaling equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
 - It is to be understood that our company shall not be held responsible for any damage incurred as a result of or in connection with your using the products described in this book for any special application, unless our company agrees to your using the products in this book for any special application.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
 - Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.

20100202

If you have any inquiries or questions about this book or our semiconductor products, please contact our sales division.

PanaXSeries is a registered trademark of Panasonic Corporation.

The other corporation names, logotype and product names written in this book are trademarks or registered trademarks of their corresponding corporations.

About This Manual

■Objective


The primary objective of this LSI manual is to describe the features of this product including an overview, CPU basic functions, interrupt, port, timer, serial interface, and other peripheral hardware functions.

Each section consists of brief functional information, block diagrams and the details of control registers including operation methods and setting examples.

■Structure of This Manual

Each section of this manual consists of a title, summary, main text, hint, precautions and warnings, and references

The layout and definition of each section are shown below.



This page serves as an example to the explanations above. It may be different on an actual page.

■Finding Desired Information

This manual provides three methods for finding the desired information quickly and easily.

- 1.Refer to the index at the front of the manual to locate the beginning of each section.
- 2.Refer to the table of contents at the front of the manual to locate the desired titles.
- 3. The chapter number and chapter title are located at the top corner of each page, and the section titles are located at the bottom corner of each page.

■Related Manuals

Note that the following related documents are available.

- "MN101E Series Instruction Manual"
 - <Describes the instruction set.>
- "MN101C/MN101E Series Cross-assembler User's Manual" <Describes the assembler syntax and notation.>
- "MN101C/MN101E Series C Compiler User's Manual Usage Guide" < Describes the installation, commands and options of the C Compiler.>
- "MN101C/MN101E Series C Compiler User's Manual Language Description" < Describes the syntax of the C Compiler.>
- "MN101C/MN101E Series C Compiler User's Manual Library Reference" < Describes the standard library of the C Compiler.>
- "MN101C/MN101E Series Installation Manual"
 - <Describes the steps to install the Integrated Development Environment (DebugFactory Builder), C compiler and the real-time OS. It also describes the procedure to setup the in-circuit emulator (PX-ICE101C/E).>
- "MN101C/MN101E/MN103L Series Software Development Environment Installation Manual"
 Describes the steps to install the Integrated Development Environment (DebugFactory Builder),
 C compiler and the real-time OS. It also describes the procedure to setup the in-circuit emulator (PX-ICE101C/E-Advance, PX-ICE101C/E-Lite).>

■Contact Information

Please contact our sales division.

Contents

Chapter 1 Overview

Chapter 2 CPU Basics

Chapter 3 Interrupts

Chapter 4 I/O Ports

Chapter 5 8-bit Timers

Chapter 6 8-bit Simple-Timers

Chapter 7 16-Bit Timers

Chapter 8 Time Base Timer/Free-running Timer

Chapter 9 Remoto Control Carrier Functions

Chapter 10 Watchdog Timer

Chapter 11 Buzzer

Chapter 12 Serial Interface

0

1

2

3

4

5

6

7

8

9

10

11

12

Chapter 13 A/D Converter

Chapter 14 D/A Converter

Chapter 15 LCD

Chapter 16 Automatic Transfer Controller

Chapter 17 AC Timing Variable

Chapter 18 Appendix

13

14

15

16

17

18

Contents

0

Contents

Chapter 10 Watchdog Timer	X-1
10.1 Overview	X-2
10.1.1 Functions	X-2
10.1.2 Block Diagram	
10.2 Control Register	X-4
10.2.1 Control Registers	
10.2.2 Watchdog Timer Control Register	X-5
10.3 Operation	X-7
10.3.1 Operation	X-7
10.3.2 Setup Example	X-9
Chapter 11 Buzzer	XI-1
11.1 Overview	XI-2
11.1.1 Functions	XI-2
11.1.2 Block Diagram	XI-3
11.2 Control Register	XI-4
11.2.1 Registers	XI-4
11.2.2 Buzzer Output Selection Register (BUZSEL)	XI-5
11.2.3 Oscillation Stabilization Wait Time Control Register (DLYCTR)	XI-6
11.3 Operation	XI-7
11.3.1 Operation	XI-7
11.3.2 Setup Example	XI-8
Chapter 12 Serial Interface	XII-1
12.1 Overview	XII-2
12.1.1 Functions	XII-4
12.1.2 Block Diagram	XII-7
12.2 Control Registers	XII-13
12.2.1 Registers	XII-13
12.2.2 Serial I/O Pin Switching Control Registers 0-5	XII-17
12.2.3 Serial Interface 0, 1, 2 and 3 Control Registers	XII-23
12.2.4 Serial Interface 4 Control Registers	XII-30
12.2.5 Serial Interface 4 Mode Register	XII-31
12.2.6 Serial Interface 4 Address Set Register	XII-35
12.2.7 Serial Interface 4 Status Register	XII-36
12.2.8 Serial Interface 5 Control Register	XII-38

12.2.9 Serial Interface 5 Data Buffer Register	XII-39
12.2.10 Serial Interface 5 Mode Register	XII-40
12.3 Clock Synchronous Serial Interface	XII-42
12.3.1 Operation	XII-42
12.3.2 Timing	XII-51
12.3.3 Pin Setup	XII-57
12.3.4 Setup Example	XII-62
12.4 Duplex UART Serial Interface	XII-68
12.4.1 Operation	XII-68
12.4.2 Timing	XII-78
12.4.3 Pin Setup	XII-80
12.4.4 Setup Example	XII-84
12.5 Multi Master IIC Interface	XII-87
12.5.1 Multi Master IIC Interface	XII-87
12.5.2 Pin Setup	XII-105
12.5.3 Setup Example	XII-106
12.6 Slave Interface	XII-113
12.6.1 Setup Example	XII-116
Chapter 13 A/D Converter	VIII 1
Chapter 13 A/D Converter	AIII-1
13.1 Overview	
13.1.1 Functions	XIII-2
13.1.2 Block Diagram	XIII-4
13.2 Control Registers	XIII-5
13.2.1 Registers	XIII-5
13.2.2 Control Registers	XIII-6
13.2.3 Data Buffers	XIII-9
13.3 Operation	XIII-10
13.3.1 Setup	XIII-12
13.3.2 Setup Example	XIII-14
13.3.3 Cautions	XIII-18
Chapter 14 D/A Convertor	VIV 1
Chapter 14 D/A Converter	AIV-1
14.1 Overview	
14.1.1 Functions	
14.1.2 D/A Converter Block Diagram	XIV-3
14.2 D/A Converter Control Registers	
14.2.1 D/A Converter Control Registers	
14.2.2 D/A Convertor Control Pagister (DACTP)	VIV 5

14.2.3 D/A Converter Input Data Register	XIV-6
14.3 Operation	XIV-7
14.3.1 Setup Example	XIV-8
Chapter 15 LCD	XV-1
15.1 Functions	XV-2
15.1.1 Functions	XV-2
15.1.2 LCD Operation in Standby Mode	
15.1.3 Maximum Pixels	XV-4
15.1.4 Switching I/O ports and LCD segment pins	XV-4
15.1.5 Block Diagram	XV-5
15.2 Control Registers	XV-6
15.2.1 Registers	
15.2.2 Mode Control Register 1 (LCDMD1)	
15.2.3 Mode Control Register 2 (LCDMD2)	XV-9
15.2.4 Mode Control Register 3 (LCDMD3)	XV-10
15.2.5 Output Control Register 0 (LCCTR0)	XV-11
15.2.6 Output Control Register 1 (LCCTR1)	XV-13
15.2.7 Output Control Register 2 (LCCTR2)	XV-14
15.2.8 Output Control Register 3 (LCCTR3)	XV-15
15.2.9 Output Control Register 4 (LCCTR4)	XV-16
15.2.10 Output Control Register 5 (LCCTR5)	XV-17
15.2.11 Output Control Register 6 (LCCTR6)	XV-18
15.2.12 Output Control Register 7 (LCCTR7)	XV-19
15.2.13 Segment Output Latch	XV-20
15.3 Operation	XV-21
15.3.1 Operation	XV-21
15.3.2 Power Supply	XV-22
15.3.3 Frame Cycle	XV-27
15.4 Display	XV-29
15.4.1 Static	
15.4.2 Setup Example (Static)	XV-31
15.4.3 1/2 Duty	XV-33
15.4.4 Setup Example (1/2 duty)	XV-35
15.4.5 1/3 Duty	XV-37
15.4.6 Setup Example (1/3 Duty)	XV-39
15.4.7 1/4 duty	XV-41
15.4.8 Setup Example (1/4 duty)	XV-43
Chapter 16 Automatic Transfer Controller	XVI-1
16.1 Automatic Transfer Controller	XVI-2

16.1.1 Overview	XVI-2
16.1.2 Functions	XVI-3
16.1.3 Block Diagram	XVI-5
16.2 Control Registers	XVI-6
16.2.1 Registers	XVI-6
16.3 Operation	XVI-13
16.3.1 Basic Operations and Timing	
16.3.2 Memory Address Setting	
16.3.3 Data Transfer Count Setting	
16.3.4 Data Transfer Modes Setting	
16.3.5 Transfer Mode 0	
16.3.6 Transfer Mode 1	
16.3.7 Transfer Mode 2	
16.3.8 Transfer Mode 3	
16.3.9 Transfer Mode 4	
16.3.10 Transfer Mode 5	
16.3.11 Transfer Mode 6	
16.3.12 Transfer Mode 7	
16.3.13 Transfer Mode 8	
16.3.14 Transfer Mode 9	
16.3.15 Transfer mode A	
16.3.16 Transfer Mode B	
16.3.17 Transfer Mode C	
16.3.18 Transfer Mode D	
16.3.19 Transfer Mode E	
16.3.20 Transfer Mode F	AVI-30
16.4 Setup Example	XVI-37
Chapter 17 AC Timing Variable	XVII-1
17.1 Overview	XVII-2
17.2 Control Register	XVII-3
17.2.1 Register	
17.2.2 AC Timing Control Register	
17.3 Operation	XVII-5
17.3.1 Setup	
17.3.2 Operation	
17.3.3 Setup Example	
Chapter 18 Appendix	XVIII-1
18.1 Flash EEPROM	XVIII-2

18.1.1 Overview	XVIII-2
18.2 PROM Writer Mode	XVIII-4
18.2.1 Overview	
18.3 Onboard Serial D-Wire Rewriting Mode	XVIII-5
18.3.1 Overview	XVIII-5
18.3.2 Circuit Requirements for the Target Board	XVIII-6
18.3.3 Built-in Hardware for Onboard Serial D-Wire Rewriting	XVIII-7
18.3.4 Clock on the Target Board	XVIII-7
18.4 Microcontroller Rewriting Mode	XVIII-8
18.4.1 Setting of Microcontroller Rewriting Mode	XVIII-8
18.4.2 On-board rewriting by Microcontroller Mode	XVIII-9
18.4.3 On-board Rewriting Control Registers	XVIII-10
18.4.4 Control Command	XVIII-13
18.4.5 Operation	XVIII-14
18.4.6 Program Flow Chart	XVIII-16
18.4.7 Protect Set-up	XVIII-19
18.4.8 Erase Flow Chart	XVIII-21
18.4.9 Data Polling Flow Chart	XVIII-22
18.4.10 Toggle Bit Flow Chart	XVIII-23
18.4.11 Security Key Unlock Flow Chart	XVIII-24
18.4.12 Security Key Set Flow Chart	XVIII-27
18.5 Connecting the PX-FW2	XVIII-28
18.5.1 PX-FW2 Connecting Signals	XVIII-28
18.5.2 The example of a connection circuit with PX-FW2	XVIII-29
18.6 Component Value Calculations	XVIII-30
18.6.1 Component Values	XVIII-30
18.6.2 Reset Signal Capacitor (C1) Maximum Value Calculation	XVIII-30
18.6.3 Pull-up Resistor (R1) Minimum Value Calculation	XVIII-31
18.6.4 Relationship Between RupRst and RsRt	XVIII-31
18.6.5 Pull-up Resistor (R2, R3 and R4) Minimum Value Calculations	XVIII-31
18.6.6 Communication Pin Series Resistor (R6, R7 and R8)Maximum Value	CalculationsXVIII-32
18.6.7 Relationship Between RupMin and RsMax	XVIII-33
18.7 Flash Memory Programming Procedure	XVIII-34
18.7.1 Overview of the Flash Memory Programming Procedure	
18.7.2 KeyCode	XVIII-34
18.7.3 Protection Function	XVIII-34
18.7.4 Flash Programming Control Program	XVIII-34
18.8 Boot Area Programming Procedure	XVIII-35
18.8.1 Overview of the Flash Memory Programming Procedure	XVIII-35
18.8.2 KeyCode	
18.8.3 Protection Function	XVIII-35
18 8 4 Flash Programming Control Program	XVIII-35

18.9 ROM Programming Service	XVIII-36
18.9.1 ROM Data Configuration	XVIII-36
18.9.2 File for Protect / Security	XVIII-38
18.9.3 ROM Order Service	XVIII-39
18.10 Special Function Registers List	XVIII-40
18.11 Instruction Set	XVIII-60
18.12 Instruction Map	XVIII-66

10.1 Overview

This LSI has a watchdog timer. This timer is used to detect software processing errors. It is controlled by the watchdog timer control register (WDCTR). And, once an overflow of watchdog timer is generated, a watchdog interrupt (WDIRQ) is generated. As a result of the generation twice, consecutively, of the watchdog interrupt, the software cannot execute in the intended sequence, thus the forceful reset is executed by the hardware.

10.1.1 Functions

Table:10.1.1 shows watchdog timer functions.

Table:10.1.1 Watchdog Timer Functions

Watchdog time-out period setup selection	2 ¹⁶ of system clock cycle 2 ¹⁸ of system clock cycle 2 ²⁰ of system clock cycle
Watchdog timer enable	Stop Enable

10.1.2 Block Diagram

■ Watchdog Timer Block Diagram




Figure:10.1.1 Block Diagram (Watchdog Timer)

The watchdog timer is also used as a timer to count the oscillation stabilization wait time. This is used as a watchdog timer except at recovering from STOP mode and at reset releasing.

The watchdog timer is initialized at reset or at STOP mode, and counts system clock (fs) as a clock source from the initial value (0x0000). The oscillation stabilization wait time is set by the oscillation stabilization wait time control register (DLYCTR).

10.2 Control Register

The watchdog timer is formed by the control register (WDCTR), (DLYCTR).

10.2.1 Control Registers

Table:10.2.1 shows the registers that control the watchdog timer.

Table:10.2.1 Watchdog Timer Control Register Functions

Register	Address	R/W	Function	Page
WDCTR	0x03F02	R/W	Watchdog timer control register	X-5
DLYCTR	0x03F03	R/W	Oscillation Stabilization Wait Time Control Register	X-6

10.2.2 Watchdog Timer Control Register

The watchdog timer is controlled by the watchdog timer control register (WDCTR).

■ Watchdog Timer Control Register (WDCTR:0x03F02)

bp	7	6	5	4	3	2	1	0
Flag	-	-	Reserved	Reserved	Reserved	WDTS1	WDTS0	WDEN
At reset	-	-	0	0	0	1	1	0
Access	-	-	R/W	R/W	R/W	R/W	R/W	R/W

bp	Flag	Description				
7-6	-	-				
5-3	Reserved	Always set to "0" *				
2-1	WDTS1-0	Watchdog runaway detect cycles selection 00:2 ¹⁶ of system clock cycle 01:2 ¹⁸ of system clock cycle 1X:2 ²⁰ of system clock cycle				
0	WDEN	Watchdog timer enable 0:Watchdog timer is disabled 1:Watchdog timer is enabled				



Once WDEN flag is set to "1", WDEN flag can't be cleared to "0". But when microcomputer reset is generated, WDEN flag is cleared to "0".



Always set "0" to the bp denoted by *.

■ Oscillation Stabilization Wait Time Control Register (DLYCTR:0x03F03)

bp	7	6	5	4	3	2	1	0
Flag	BUZOE	BUZS2	BUZS1	BUZS0	DLYS1	DLYS0	-	-
At reset	0	0	0	0	0	0	-	-
Access	R/W	R/W	R/W	R/W	R/W	R/W	-	-

bp	Flag	Description
7	BUZOE	Buzzer output selection(Buzzer Functions) 0:Buzzer output disable 1:Buzzer output enable
6-4	BUZS2-0	Buzzer output frequency(Buzzer Functions) 000:fpll/2 ¹⁴ 001:fpll/2 ¹³ 010:fpll/2 ¹² 011:fpll/2 ¹¹ 100:fpll/2 ¹⁰ 101:fpll/2 ⁹ 110:fx/2 ⁴ 111:fx/2 ³
3-2	DLYS1-0	Oscillation stabilization wait period selection 00:2 ¹⁴ of system clock cycle 01:2 ¹⁰ of system clock cycle 10:2 ⁶ of system clock cycle 11:2 ² of system clock cycle
1-0	-	-



We recommend selecting the oscillation stabilization time of high-speed and slow-speed oscillation by set of DLYS1-0 flag after consulting with oscillator manufacturers.



About buzzer function refer to [Chapter 11 Buzzer].

10.3 Operation

10.3.1 Operation

The watchdog timer counts system clock (fs) as a clock source. If the watchdog timer is overflowed, the watchdog interrupt (WDIRQ) is generated as non maskable interrupt (NMI). At reset, the watchdog timer is stopped, but once the operation is enabled, it cannot be stopped except at reset. The watchdog timer control register (WDCTR) sets when the watchdog timer is released or how long the time-out period should be.

As a result of the generation twice, consecutively, of the watchdog interrupt (WDIRQ), the software cannot execute in the intended sequence, thus the forceful reset is executed by the hardware.



The watchdog timer cannot stop, once it starts operation. However, the watchdog timer stops during the Stop mode and the HALT mode.

■ Usage of Watchdog Timer

When the watchdog timer is used, constant clear in program is needed to prevent an overflow of the watchdog timer. As a result of the software failure, the software cannot execute in the intended sequence, thus the watchdog timer overflows to detect errors.



Programming of the watchdog is generally done in the last step of its programming.

■ How to Detect Incorrect Code Execution

The watchdog timer is executed to be cleared in the certain cycle on the correct code execution. In this LSI, the watchdog timer detects errors when,

The watchdog timer overflows.

When the watchdog timer detects any error, the watchdog interrupt (WDIRQ) is generated as a non maskable interrupt (NMI).

How to clear Watchdog Timer

The watchdog timer can be cleared by writing to the watchdog timer control register (WDCTR) regardless of the writing data to the register. It is recommended that the bit set (BSET) instructions and etc., which do not change the WDCTR - register's values.

■ Watchdog Time-out Period

The watchdog time-out period is decided by the bp2, 1 (WDTS1-0) of the watchdog timer control register (WDCTR) and the system clock (fs). When the watchdog timer is not cleared till this setting value, it is regarded as an error and the watchdog interrupt (WDIRQ) of the non maskable interrupt (NMI) is generated.

The system clock is decided by setting of the CPU mode control register (CPUM).

[Chapter 2. 2.6 Clock Switching]

The watchdog time-out period is generally set from the execution time for main routine of program. That should be set the longer cycle than the value of the execution time or main routine divided by natural number $(1, 2, \cdots)$. And set the command of the watchdog timer clear to the main routine as that value makes the same cycle.

Watchdog Timer and CPU Mode

The relation between this watchdog timer and CPU mode features are as follows;

Table:10.3.1 Watchdog Timer Condition in Each CPU Operation Mode

CPU operation mode	Watchdog timer condition
NORMAL	
IDLE	Counting up with the system clock. The counting is continued regardless of switching in NORMAL, IDLE, SLOW mode.
SLOW	
HALT	Counting is stopped (the couting value is retained.)
STOP	Counting is stopped (the couting value is retained.) * Watchdog interrupts cannot be generated in STOP mode.
After recovering from STOP	Counting is continued after the oscillation stabilization wait time if the detection of the incorrect code execution is enabled. Counting is stopped in the condition that the counting of the oscillation stabilization wait time is proceeded if the detection of the incorrect code execution is disabled.
After reset release	Counting is stopped.



In the system use STOP mode, it branches whether STOP mode is used or not in the execution of program. However, in this case, the counting value of the watchdog timer is different.

10.3.2 Setup Example

The watchdog timer detects errors. On the following example, the time-out period is set to $2^{18} \times$ system clock cycle.

An example setup procedure, with a description of each step is shown below.

■ Initial Setup Program (Watchdog Timer Initial Setup Example)

Setup Procedure	Description
(1) Set the time-out period WDCTR(0x03F02) bp2-1:WDTS1-0 =01	(1) Set the WDTS1-0 flag of the watchdog timer control register (WDCTR) to "01" to select the time-out period to 2 ¹⁸ × system clock cycle.
(2) Start the watchdog timer operation WDCTR(0x03F02) bp0:WDEN =1	(2) Set the WDEN flag of the WDCTR register to start the watchdog timer operation.

■ Main Routine Program (Watchdog Timer Constant Clear Setup Example)

Setup Procedure	Description
(1) Set the watchdog timer for the constant clear Writing to WDCTR(0x03F02)	(1) Clear the watchdog timer by the cycle from 2 ¹⁸ × system clock cycle.
(c.f.)BSET (WDCTR) WDEN (bp0:WDEN=1)	The watchdog timer clear should be inserted in the main routine, with the same cycle, and to be the set cycle. It is recommended that the bit set (BSET) instructions and etc., which do not change the WDCTR - register's value.

■ Interrupt Service Routine Setup

Setup Procedure	Description			
(1) Set the watchdog interrupt service routine NMICR(0x03FE1) TBNZ (NMICR),WDIR,WDPR0	(1) If the watchdog timer overflows, the non maskable interrupt is generated. Confirm that the WDIR flag of the non maskable interrupt control register (NMICR) is "1" in the interrupt processing rootine and execute the appropriate processing for system.			



The operation, just before the watchdog interrupt may be executed wrongly. In that case, proper operation is not guaranteed.

Chapter 10 Watchdog Timer

11.1 Overview

This LSI has a buzzer. It can output the square wave that multiply by $1/2^9$ to $1/2^{14}$ of the high frequency oscillation clock, or by $1/2^3$ to $1/2^4$ of the low frequency oscillation clock.

11.1.1 Functions

Table:11.1.1 shows the buzzer functions.

Table:11.1.1 Buzzer Functions

output selection	Buzzer output disable Buzzer output enable
buzzer reverse output	inversion output
output pin selection	A port: P53, P54 output(P54 is buzzer reverse output of P53) B port: P15, P16 output(P16 is buzzer reverse output of P15)
Buzzer output frequency selection	fpII/2 ¹⁴ fpII/2 ¹³ fpII/2 ¹² fpII/2 ¹¹ fpII/2 ¹⁰ fpII/2 ⁹ fx/2 ⁴ fx/2 ³
Oscillation stabilization wait cycle selection	fs/2 ¹⁴ fs/2 ¹⁰ fs/2 ⁶ *1 fs/2 ² *1

^{*1:} Do not use at high-speed operation (NORMAL mode).

Use at slow-speed operation (SLOW mode).

Pins can be switched to RMOUTA/RMOUTB/RMOUTC.

BUZZERA (P53) NBUZZERA (P54) BUZZERB (P15) NBUZZERB (P16)



On the text, if there is not much functional difference in pins A and B, "A" and "B" of the pin names are omitted.



At the instant that the BUZOE flag is set to "0", the output of the buzzer becomes "Low".

11.1.2 Block Diagram

■ Buzzer Block Diagram




Figure:11.1.1 Buzzer Block Diagram

11.2 Control Register

Buzzer is controlled of the oscillation stabilization wait time control register (DLYCTR) of upper 4 bits.

11.2.1 Registers

Table:11.2.1 shows the Oscillation Stabilization Wait Time Control Register.

Table:11.2.1 Buzzer Control Register

Register	Address	R/W	Functions	Page
DLYCTR	0x03F03	R/W	Oscillation Stabilization Wait Time Control Register	XI-6
P5DIR	0x03F35	R/W	Port 5 direction control register	IV-80
P1OMD	0x03EE1	R/W	Port 1 output mode register	IV-27
P1DIR	0x03F31	R/W	Port 1 direction control register	IV-26
BUZSEL	0x03EE2	R/W	Buzzer output selection register	XI-5

11.2.2 Buzzer Output Selection Register (BUZSEL)

■ Buzzer Output Selection Register (BUZSEL:0x03EE2)

bp	7	6	5	4	3	2	1	0
Flag	-	-	-	BUZSEL4	BUZSEL3	BUZSEL2	BUZSEL1	-
At reset	-	-	-	0	0	0	0	-
Access	-	-	-	R/W	R/W	R/W	R/W	-

bp	Flag	Description
7-5	-	-
4	BUZSEL4	Buzzer A reverse output selection 0:Port P54 1:NBUZZERA
3	BUZSEL3	Buzzer A output selection 0:Port P53 1:BUZZERA
2	BUZSEL2	Buzzer B reverse output selection 0:TM8IOC/P16 1:NBUZZERB
1	BUZSEL1	Buzzer B output selection 0:TM7IOC/P15 1:BUZZERB
0	-	-

11.2.3 Oscillation Stabilization Wait Time Control Register (DLYCTR)

■ Oscillation Stabilization Wait Time Control Register (DLYCTR:0x03F03)

bp	7	6	5	4	3	2	1	0
Flag	BUZOE	BUZS2	BUZS1	BUZS0	DLYS1	DLYS0	-	-
At reset	0	0	0	0	0	0	-	-
Access	R/W	R/W	R/W	R/W	R/W	R/W	-	-

bp	Flag	Description		
7	BUZOE	Buzzer output selection 0:Buzzer output disable 1:Buzzer output enable		
6-4	BUZS2-0	Buzzer output frequency selection 000:fpll/2 ¹⁴ 001:fpll/2 ¹³ 010:fpll/2 ¹² 011:fpll/2 ¹¹ 100:fpll/2 ¹⁰ 101:fpll/2 ⁹ 110:fx/2 ⁴ 111:fx/2 ³		
3-2	DLYS1-0	Oscillation stabilization wait period selection (*Watchdog Timer Functions) 00:fs/2 ¹⁴ 01:fs/2 ¹⁰ 10:fs/2 ⁶ *1 11:fs/2 ² *1		
1-0	-	-		

^{*1:}Do not use at high-speed operation (NORMAL mode).

Use at slow-speed operation (SLOW mode).



The BUZ0E flag and BUZS2 to 0 flags should not be set at the same time.



DLYS1 to 0 flag is setting flag of watchdog timer function. Refer to [Chapter 10 Watchdog Timer] for watchdog timer function.

11.3 Operation

11.3.1 Operation

■ Buzzer

Buzzer outputs the square wave, having frequency $1/2^9$ to $1/2^{14}$ of the high oscillation clock (fpll), or $1/2^3$ to $1/2^4$ of the low oscillation clock (fx). The BUZS 2, 1, 0 flag of the oscillation stabilization wait time control register (DLYCTR) set the frequency of the buzzer output. The BUZOE flag of the oscillation stabilization wait time control register (DLYCTR) sets buzzer output ON / OFF.

■ Buzzer Output Frequency

The frequency of buzzer output is decided by the frequency of the high oscillation clock (fpll) or the low oscillation clock (fx) and the bit 6, 5, 4 (BUZS2, BUZS1, BUZS0) of the oscillation stabilization wait time control register (DLYCTR).

Table:11.3.1 Buzzer Output Frequency

fpll	fx	BUZS2	BUZS1	BUZSO	Buzzer output frequency
10 MHz	-	0	1	0	2.44 kHz
10 MHz	-	0	1	1	4.88 kHz
4 MHz	-	0	1	1	1.95 kHz
4 MHz	-	1	0	0	3.91 kHz
-	32 kHz	1	1	0	2 kHz
-	32 kHz	1	1	1	4 kHz



At the instant that the BUZOE flag is set to "0", the output of the buzzer (BUZZER and NBUZZER) becomes "Low".

11.3.2 Setup Example

■ Setup Example

Buzzer outputs the square wave of 2.44 kHz from P53 pin. It is used 10 MHz as the high oscillation clock (fpll). An example of setup procedure, with a description of each step is shown below.

Setup Procedure	Description		
(1) Set the buzzer frequency DLYCTR (0x03F03) bp6-4 :BUZS2-0 =010	(1) Set BUZS2 to BUZS0 flag of the oscillation stabilization wait time control register (DLYCTR) to "010" to select fpll/2 ¹² to the buzzer frequency. When the high oscillation clock fpll is 10 MHz, the buzzer output frequency is 2.44 kHz.		
(2) Set P53 pin BUZSEL (0x03EE2) bp3 :BUZSEL3 =1 P5DIR (0x03F35) bp3 :P5DIR3 =1	(2) Set BUZSEL3 flag of the buzzer output selection register (BUZSEL) to "1" to set the P53 pin to a special function pin. Set P5DIR3 flag of port 5 direction control register (P5DIR) to "1" to set output mode; then, the low level is output from the P53 pin.		
(3) Buzzer output ON DLYCTR (0x03F03) bp7 :BUZOE =1	(3) Set the BUZSE flag of the oscillation stabilization wait time control register (DLYCTR) to "1" to output the square wave of the buzzer output frequency set by the P53 pin.		
(4) Buzzer output OFF DLYCTR (0x03F03) bp7 :BUZOE =0	(4) Set the BUZOE flag of the oscillation stabilization wait time control register (DLYCTR) to "0" to clear, and P53 pin outputs low level.		



Setup of the buzzer output enable should be done after setup of the buzzer frequency. When the low oscillation clock (fx) dividing is selected as the buzzer output frequency and the buzzer output is switched disable from enable, the buzzer dividing counter is not cleared unless more than 1 clock of the low oscillation clock is secured. When enable buzzer output again, enable buzzer output after waiting one clock of low-speed oscillation clock.

12.1 Overview

This LSI has 6 serial interfaces (serial 0, serial 1, serial 2, serial 3, serial 4 and serial 5).

Serial interfaces 0, 1, 2 and 3 can be used for clock synchronous and UART (duplex) communication. Serial interfaces 4 can be used for clock synchronous and IIC (multi-master) communication. Serial interface 5 can be used for IIC (slave) communication.

Table:12.1.1 Serial Interface Communication Types

	Serial 0	Serial 1	Serial 2	Serial 3	Serial 4	Serial 5
Clock synchronous	0	0	0	0	0	-
UART(duplex)	0	0	0	0	-	-
Single master IIC	-	-	-	-	-	-
Multi master IIC	-	-	-	-	0	-
Slave IIC	-	-	-	-	-	0

Table:12.1.2 shows the pins used for serial interface. Serial interfaces can switch pins to A type or B type. For A pin, "A" is added to the end of its name. For B pin, "B" is added to the end of its name.

Table:12.1.2 Serial Interface Pins

		Serial 0		Serial 1		Serial 2	
Pin switching function	on	C)	()	0	
Clock synchronous	Data I/O pin	SBO0A (P50)	SBO0B (P43)	SBO1A (P01)	SBO1B (P75)	SBO2A (P70)	SBO2B (P30)
	Data input pin	SBI0A (P51)	SBI0B (P44)	SBI1A (P00)	SBI1B (P76)	SBI2A (P71)	SBI2B (P31)
	Clock I/O pin	SBT0A (P52)	SBT0B (P45)	SBT1A (P02)	SBT1B (P77)	SBT2A (P72)	SBT2B (P32)
UART(duplex)	Data I/O pin	TXD0A (P50)	TXD0B (P43)	TXD1A (P01)	TXD1B (P75)	TXD2A (P70)	TXD2B (P30)
	Data input pin	RXD0A (P51)	RXD0B (P44)	RXD1A (P00)	RXD1B (P76)	RXD2A (P71)	RXD2B (P31)
Multi master IIC	Data I/O pin	-		,	-	-	
	Clock I/O pin	-		-		-	
Slave IIC	Data I/O pin			-		-	
	Clock I/O pin	-	-		-	,	-

			ial 3	Serial 4		Ser	ial 5
Pin switching function	n	0		0		()
Clock synchronous Data I/O pin		SBO3A S (P04)		SBO4A (P66)	SBO4B (P33)		-
	Data input pin	SBI3A (P05)	SBI3B (P41)	SBI4A (P65)	SBI4B (P35)		-
	Clock I/O pin	SBT3A (P06)	SBT3B (P42)	SBT4A (P67)	SBT4B (P34)		-
UART(duplex)	Data I/O pin	TXD3A (P04)	TXD3B (P40)		-	-	
	Data input pin	RXD3A (P05)	RXD3B (P41)	-			-
Multi master IIC	Data I/O pin		-	SDA4A (P66)	SDA4B (P33)		-
	Clock I/O pin	SCL4A SCL4B (P67) (P34)			-		
Slave IIC	Data I/O pin	٠ -		-	SDA5A (P73)	SDA5B (P46)	
	Clock I/O pin		-		-	SCL5A (P74)	SCL5B (P47)



In the text, if there is not much functional difference in pins A or B, "A" and "B" of the pin names are omitted.

Functions 12.1.1

Table:12.1.3 shows clock synchronous serial interface functions. Table:12.1.4 show UART (duplex) serial interface functions. Table:12.1.5 shows single master IIC interface functions. Table:12.1.6 shows slave IIC interface functions.

Table:12.1.3 Clock Synchronous Serial Interface Functions

	Serial 0	Serial 1	Serial 2	Serial 3	Serial 4
Interrupt	SC0TIRQ	SC1TIRQ	SC2IRQ	SC3IRQ	SC4TIRQ
Pins	SBO0 SBI0 SBT0	SBO1 SBI1 SBT1	SBO2 SBI2 SBT2	SBO3 SBI3 SBT3	SBO4 SBI4 SBT4
3-channel type	0	0	0	0	0
2-channel type	O (SBO0,SBT0)	O (SBO1,SBT1)	O (SBO2,SBT2)	O (SBO3,SBT3)	O (SBO4,SBT4)
Specification of transfer bit count (1 to 8 bits)	0	0	0	0	0
Selection of start condition	0	0	0	0	0
Specification of the first transfer bit	0	0	0	0	0
Input edge/output edge	0	0	0	0	0
SBOn output control after final data moved out (H/L/final data hold)	0	0	0	0	0
Communication function at standby mode (only slave reception is available)	0	0	0	0	0
Continuous operation (ATC1 concomitant use)	0	0	0	0	0
Selection of transfer clock dividing	0	0	0	0	-
Selection of transfer clock dividing ratio	Divided by 8/ divided by16	-			
Clock source	fpII/2 fpII/4 fpII/16 fpII/64 fs/2 fs/4 External clock Timer 0 to 4, A output	fpll/2 fpll/4 fpll/16 fpll/64 fs/2 fs/4 External clock Timer 0 to 4, A output	fpll/2 fpll/4 fpll/16 fpll/64 fs/2 fs/4 External clock Timer 0 to 4, A output	fpII/2 fpII/4 fpII/16 fpII/64 fs/2 fs/4 External clock Timer 0 to 4, A output	fpll/2 fpll/4 fpll/16 fpll/32 fs/2 fs/4 External clock Timer 0 to 4, A output
Maximum transfer rate	5.0 MHz				
fpll: machine clock (high-speed os		0.0 111112	0.0 1011 12	0.0 1011 12	0.0 1011 12

fpll: machine clock fs: system clock



Set the transfer rate which is slower than the system clock (fs).

Table:12.1.4 UART (duplex) Serial Interface Functions

		Serial0	Serial1	Serial2	Serial3			
Interrupt	(at transmission completion) (at reception completion)	SC0TIRQ SC0RIRQ	SC1TIRQ SC1RIRQ	SC2TIRQ SC2RIRQ	SC3TIRQ SC3RIRQ			
Pins		TXD0 RXD0	TXD1 RXD1	TXD2 RXD2	TXD3 RXD3			
2-channel type				0	•			
1-channel type		O (TXD0)	O (TXD1)	O (TXD2)	O (TXD3)			
Specification of tra	ansfer bit count/frame selection		7 bits + 8 bits +	+ 1STOP + 2STOP + 1STOP + 2STOP				
Selection of parity	bit	0						
Parity bit control		0 parity 1 parity Odd parity Even parity						
Specification of th	e first transfer bit	0						
Selection of trans	fer clock dividing ratio	Divided by 8/divided by16						
Clock source		fpll/2 fpll/4 fpll/16 fpll/64						
		fs/2 fs/4						
		Timer 0 to 4, A output						
Maximum transfe			200	Kbps	•			

fpll: machine clock (high speed oscillation)

fs: system clock

In UART communication, a transfer clock is obtained by dividing a clock source internally.



Set the transfer rate which is slower than the system clock (fs).

Table:12.1.5 Multi Master IIC Serial Interface Functions

		Serial 4		
Interrupt		SC4TIRQ(communication complete interrupt)		
		SC4SIRQ(stop condition detection interrupt)		
Pins		SDA4A/SDA4B,SCL4A/SCL4B		
Communication mode	Master transmission	0		
	Master reception	0		
	Slave transmission	0		
	Slave reception	0		
Transfer format	Addressing format	0		
	Free data format	At master communication only		
Address format	7-bit address	0		
	General call	0		
Communication format	Standard mode (100 bit/s)	0		
	High-speed mode (400 bit/s)	0		
Specification of first transf	er bit	1 to 8 bits(at master communication)		
		8 bits (at slave communication)		
Specification of transfer fir	st bit	0		
ACK bit selection		At master communication only		
ACK bit level selection		0		
Clock sources		fpII/2		
		fpII/4		
		fpll/16		
		fpll/32		
		fs/2		
		fs/4		
		Timer 0 to 4, A output		
Transfer rate = clock sour	ce divided by 8.	•		

Table:12.1.6 Multi Master IIC Serial Interface Functions

		Serial 5
Interrupt	SC5TIRQ	
Pins	SDA5A/SDA5B/SCL5A/ SCL5B	
Address format	7-bit address	0
	10-bit address	0
	General call	0
Maximum transfer rate	•	High-speed mode 400 KHz



Set the transfer rate which is slower than the system clock (fs).

12.1.2 Block Diagram

■ Serial Interface 0 Block Diagram




Figure:12.1.1 Serial Interface 0 Block Diagram

■ Serial Interface 1 Block Diagram




Figure:12.1.2 Serial Interface 1 Block Diagram

■ Serial Interface 2 Block Diagram




Figure:12.1.3 Serial Interface 2 Block Diagram

■ Serial Interface 3 Block Diagram




Figure:12.1.4 Serial Interface 3 Block Diagram

■ Serial Interface 4 Block Diagram




Figure:12.1.5 Serial Interface 4 Block Diagram

■ Serial Interface 5 Block Diagram




Figure:12.1.6 Serial Interface 5 Block Diagram

12.2 Control Registers

12.2.1 Registers

Table:12.2.1 shows registers to control serial interface.

Table:12.2.1 Serial Interface Control Registers

	Register	Address	R/W	Function	Page
Serial 0	SC0MD0	0x03F91	R/W	Serial interface 0 mode register 0	XII-24
	SC0MD1	0x03F92	R/W	Serial interface 0 mode register 1	XII-25
	SC0MD2	0x03F93	R/W	Serial interface 0 mode register 2	XII-27
	SC0MD3	0x03F94	R/W	Serial interface 0 mode register 3	XII-28
	SC0STR	0x03F95	R	Serial interface 0 status register	XII-29
	RXBUF0	0x03F96	R	Serial interface 0 reception data buffer	XII-23
	TXBUF0	0x03F97	R/W	Serial interface 0 transmission data buffer	XII-23
	SC0SEL	0x03F90	R/W	Serial 0 I/O pin switching control register 3	XII-17
	P5ODC	0x03EF3	R/W	Port 5 Nch open-drain control register	IV-81
	P5DIR	0x03F35	R/W	Port 5 direction control register	IV-80
	P5PLUD	0x03F45	R/W	Port 5 pull-up/pull-down resistor control register	IV-80
	P40DC	0x03EF2	R/W	Port 4 Nch open-drain control register	IV-67
	P4DIR	0x03F34	R/W	Port 4 direction control register	IV-66
	P4PLUD	0x03F44	R/W	Port 4 pull-up/pull-down resistor control register	IV-66
	PERIICR	0x03FFE	R/W	Peripheral function group interrupt control register	III-41
	SC0TICR	0x03FF7	R/W	Serial 0 UART transmission interrupt control register	III-35

	Register	Address	R/W	Function	Page
Serial 1	SC1MD0	0x03F99	R/W	Serial interface1 mode register 0	XII-24
	SC1MD1	0x03F9A	R/W	Serial interface 1 mode register 1	XII-25
	SC1MD2	0x03F9B	R/W	Serial interface 1 mode register 2	XII-27
	SC1MD3	0x03F9C	R/W	Serial interface 1 mode register 3	XII-28
	SC1STR	0x03F9D	R	Serial interface 1 status register	XII-29
	RXBUF1	0x03F9E	R	Serial interface 1 reception data buffer	XII-23
	TXBUF1	0x03F9F	R/W	Serial interface 1 transmission data buffer	XII-23
	SC1SEL	0x03FA0	R/W	Serial 1 I/O pin switching control register 3	XII-18
	P0ODC	0x03EF0	R/W	Port 0 Nch open-drain control register	IV-12
	P0DIR	0x03F30	R/W	Port 0 direction control register	IV-10
	P0PLUD	0x03F40	R/W	Port 0 pull-up/pull-down resistor control register	IV-10
	P7ODC	0x03EF5	R/W	Port 7 Nch open-drain control register	IV-109
	P7DIR	0x03F37	R/W	Port 7 direction control register	IV-108
	P7PLUD	0x03F47	R/W	Port 7 pull-up/pull-down resistor control register	IV-108
	PERIICR	0x03FFE	R/W	Peripheral function group interrupt control register	III-41
	SC1TICR	0x03FF8	R/W	Serial 1 UART transmission interrupt control register	III-35
Serial 2	SC2MD0	0x03FA1	R/W	Serial interface 2 mode register 0	XII-24
	SC2MD1	0x03FA2	R/W	Serial interface 2 mode register 1	XII-25
	SC2MD2	0x03FA3	R/W	Serial interface 2 mode register 2	XII-27
	SC2MD3	0x03FA4	R/W	Serial interface 2 mode register 3	XII-28
	SC2STR	0x03FA5	R	Serial interface 2 status register	XII-29
	RXBUF2	0x03FA6	R	Serial interface 2 reception data buffer	XII-23
	TXBUF2	0x03FA7	R/W	Serial interface 2 transmission data buffer	XII-23
	SC2SEL	0x03FBF	R/W	Serial 2 I/O pin switching control register	XII-19
	P7ODC	0x03EF5	R/W	Port 7 Nch open-drain control register	IV-109
	P7DIR	0x03F37	R/W	Port 7 direction control register	IV-108
	P7PLUD	0x03F47	R/W	Port 7 pull-up/pull-down resistor control register	IV-108
	P30DC	0x03EF1	R/W	Port 3 Nch open-drain control register	IV-53
	P3DIR	0x03F33	R/W	Port 3 direction control register	IV-52
	P3PLUD	0x03F43	R/W	Port 3 pull-up/pull-down resistor control register	IV-52
	SC2RICR	0x03FF9	R/W	Serial 2 UART reception interrupt control register	III-36
	SC2TICR	0x03FFA	R/W	Serial 2 UART transmission interrupt control register	III-37

	Register	Address	R/W	Function	Page
Serial 3	SC3MD0	0x03FA9	R/W	Serial interface 3 mode register 0	XII-24
	SC3MD1	0x03FAA	R/W	Serial interface 3 mode register 1	XII-25
	SC3MD2	0x03FAB	R/W	Serial interface 3 mode register 2	XII-27
	SC3MD3	0x03FAC	R/W	Serial interface 3 mode register 3	XII-28
	SC3STR	0x03FAD	R	Serial interface 3 status register	XII-29
	RXBUF3	0x03FAE	R	Serial interface 3 reception data buffer	XII-23
	TXBUF3	0x03FAF	R/W	Serial interface 3 transmission data buffer	XII-23
	SC3SEL	0x03F98	R/W	Serial 3 I/O pin switching control register	XII-20
	P0ODC	0x03EF0	R/W	Port 0 Nch open-drain control register	IV-12
	P0DIR	0x03F30	R/W	Port 0 direction control register	IV-10
	P0PLUD	0x03F40	R/W	Port 0 pull-up/pull-down resistor control register	IV-10
	P40DC	0x03EF2	R/W	Port 4 Nch open-drain control register	IV-67
	P4DIR	0x03F34	R/W	Port 4 direction control register	IV-66
	P4PLUD	0x03F44	R/W	Port 4 pull-up/pull-down resistor control register	IV-66
	PERIICR	0x03FFE	R/W	Peripheral function group interrupt control register	III-41
	SC3TICR	0x03FFB	R/W	Serial 3 UART transmission interrupt control register	III-38
Serial 4	SC4MD0	0x03FB0	R/W	Serial interface 4 mode register 0	XII-31
	SC4MD1	0x03FB1	R/W	Serial interface 4 mode register 1	XII-32
	SC4MD2	0x03FB2	R/W	Serial interface 4 mode register 2	XII-33
	SC4MD3	0x03FB3	R/W	Serial interface 4 mode register 3	XII-34
	SC4AD0	0x03FB4	R/W	Serial interface 4 address set register 0	XII-35
	SC4STR0	0x03FB6	R/W	Serial interface 4 status register 0	XII-36
	SC4STR1	0x03FB7	R/W	Serial interface 4 status register 1	XII-37
	RXBUF4	0x03FB8	R	Serial interface 4 reception data buffer	XII-30
	TXBUF4	0x03FB9	R/W	Serial interface 4 transmission data buffer	XII-30
	SC4SEL	0x03FA8	R/W	Serial 4 I/O pin switching control register	XII-21
	P6DIR	0x03F36	R/W	Port 6 direction control register	IV-93
	DODID	0x03F33	R/W	Port 3 direction control register	IV-52
	P3DIR	0005533	IX/VV	Tort 5 direction control register	17 32

	Register	Address	R/W	Function	Page
Serial 5	SC5AD0	0x03FBA	R/W	Serial interface 5 address set register 0	XII-40
	SC5AD1	0x03FBB	R/W	Serial interface 5 address set register 1	XII-40
	SC5RXB	0x03FBC	R	Serial interface 5 reception data buffer	XII-39
	SC5TXB	0x03FBD	R/W	Serial interface 5 transmission data buffer	XII-39
	SC5STR	0x03FBE	R	Serial interface 5 status register	XII-41
	SC5SEL	0x03FC6	R/W	Serial 5 I/O pin switching control register	XII-22
	P7ODC	0x03EF5	R/W	Port 7 Nch open-drain control register	IV-109
	P7DIR	0x03F37	R/W	Port 7 direction control register	IV-108
	P7PLUD	0x03F47	R/W	Port 7 pull-up/pull-down resistor control register	IV-108
	P7OUT	0x03F17	R/W	Port 7 output register	IV-107
	P4ODC	0x03EF2	R/W	Port 4 Nch open-drain control register	IV-67
	P4DIR	0x03F34	R/W	Port 4 direction control register	IV-66
	P4PLUD	0x03F44	R/W	Port 4 pull-up/pull-down resistor control register	IV-66
	P4OUT	0x03F11	R/W	Port 4 output register	IV-65
	PERIICR	0x03FFE	R/W	Peripheral function group interrupt control register	III-41



If changing the setting value of mode registers, execute rewriting after setting the serial forced reset (set both SCnSBIS flag and SCnSBOS flag of SCnMD1 to "0") (n = 0 to 3).



If changing the setting value of mode register (except for SC4STE flag, SC4STPC flag, SC4REX flag and SC4ACK0 flag) and address setting registers, execute rewriting after setting the serial forced reset (set both SC4SBIS flag and SC4SBOS flag of the SC4MD1 to "0").

12.2.2 Serial I/O Pin Switching Control Registers 0-5

Pins are commonly used in serial interfaces 0 to 5.

The SCnSEL registers are used for switching pins.

■ Serial 0 I/O Pin Switching Control Register (SC0SEL:0x03F90)

bp	7	6	5	4	3	2	1	0
Flag	SBO0SEL	SC0BRP2	SC0BRP1	SC0BRP0	OSL0	SC0SEL2	SC0SEL1	SC0SEL0
At reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

bp	Flag	Description
7	SBO0SEL	UART reverse output selection 0: UART output 1: UART reverse output
6-4	SC0BRP2-0	Timer clock output selection XX0: Timer output 001: Timer output/2 011: Timer output/4 101: Timer output/8 111: Timer output/16
3	OSL0	Serial output port selection 0: System A 1: System B
2-0	SC0SEL2-0	Timer selection X00: Timer 0 X01: Timer 1 010: Timer 2 011: Timer 3 110: Timer 4 111: Timer A

■ Serial 1 I/O Pin Switching Control Register (SC1SEL:0x03FA0)

bp	7	6	5	4	3	2	1	0
Flag	SBO1SEL	SC1BRP2	SC1BRP1	SC1BRP0	OSL1	SC1SEL2	SC1SEL1	SC1SEL0
At reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

bp	Flag	Description
7	SBO1SEL	UART reverse output selection 0: UART output 1: UART reverse output
6-4	SC1BRP2-0	Timer clock output selection XX0: Timer output 001: Timer output/2 011: Timer output/4 101: Timer output/8 111: Timer output/16
3	OSL1	Serial output port selection 0: System A 1: System B
2-0	SC1SEL2-0	Timer selection X00: Timer 0 X01: Timer 1 010: Timer 2 011: Timer 3 110: Timer 4 111: Timer A

■ Serial 2 I/O Pin Switching Control Register (SC2SEL:0x03FBF)

bp	7	6	5	4	3	2	1	0
Flag	SBO2SEL	SC2BRP2	SC2BRP1	SC2BRP0	OSL2	SC2SEL2	SC2SEL1	SC2SEL0
At reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

bp	Flag	Description
7	SBO2SEL	UART reverse output selection 0: UART output 1: UART reverse output
6-4	SC2BRP2-0	Timer clock output selection XX0: Timer output 001: Timer output/2 011: Timer output/4 101: Timer output/8 111: Timer output/16
3	OSL2	Serial output port selection 0: System A 1: System B
2-0	SC2SEL2-0	Timer selection X00: Timer 0 X01: Timer 1 010: Timer 2 011: Timer 3 110: Timer 4 111: Timer A

■ Serial 3 I/O Pin Switching Control Register (SC3SEL:0x03F98)

bp	7	6	5	4	3	2	1	0
Flag	SBO3SEL	SC3BRP2	SC3BRP1	SC3BRP0	OSL3	SC3SEL2	SC3SEL1	SC3SEL0
At reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

bp	Flag	Description
7	SBO3SEL	UART reverse output selection 0: UART output 1: UART reverse output
6-4	SC3BRP2-0	Timer clock output selection XX0: Timer output 001: Timer output/2 011: Timer output/4 101: Timer output/8 111: Timer output/16
3	OSL3	Serial output port selection 0: System A 1: System B
2-0	SC3SEL2-0	Timer selection X00: Timer 0 X01: Timer 1 010: Timer 2 011: Timer 3 110: Timer 4 111: Timer A

■ Serial 4 I/O Pin Switching Control Register (SC4SEL:0x03FA8)

bp	7	6	5	4	3	2	1	0
Flag	Reserved	SC4BRP2	SC4BRP1	SC4BRP0	OSL4	SC4SEL2	SC4SEL1	SC4SEL0
At reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

bp	Flag	Description
7	Reserved	Always set "0". *
6-4	SC4BRP2-0	Timer clock output selection XX0: Timer output 001: Timer output/2 011: Timer output/4 101: Timer output/8 111: Timer output/16
3	OSL4	Serial output port selection 0: System A 1: System B
2-0	SC4SEL2-0	Timer selection X00: Timer 0 X01: Timer 1 010: Timer 2 011: Timer 3 110: Timer 4 111: Timer A



Always set "0" to the bp denoted by \star .

■ Serial 5 I/O Pin Switching Control Register (SC5SEL:0x03FC6)

bp	7	6	5	4	3	2	1	0
Flag	Reserved	Reserved	Reserved	Reserved	OSL5	Reserved	Reserved	Reserved
At reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

bp	Flag	Description
7-4	Reserved	Always set "0". *
3	OSL5	Serial output port selection 0: System A 1: System B
2-0	Reserved	Always set "0". *



Always set "0" to the bp denoted by *.

12.2.3 Serial Interface 0, 1, 2 and 3 Control Registers

Serial interfaces 0 to 3 can be used for clock synchronous and UART (duplex) communication.

Each serial interface is composed of 2 buffers and 5 registers.

- Serial interface n reception data buffer (RXBUFn)
- Serial interface n transmission data buffer (TXBUFn)
- Serial interface n mode register 0 (SCnMD0)
- Serial interface n mode register 1 (SCnMD1)
- Serial interface n mode register 2 (SCnMD2)
- Serial interface n mode register 3 (SCnMD3)
- Serial interface n status register (SCnSTR)



"n" = 0, 1, 2 and 3 for serial interfaces 0, 1, 2 and 3 respectively in section 12.2.3 Serial Interface 0, 1, 2 and 3 Control Register.

 Serial Interface n Reception Data Buffer (RXBUF0:0x03F96, RXBUF1:0x03F9E, RXBUF2:0x03FA6, RXBUF3:0x03FAE)

bp	7	6	5	4	3	2	1	0
Flag	RXBUFn7	RXBUFn6	RXBUFn5	RXBUFn4	RXBUFn3	RXBUFn2	RXBUFn1	RXBUFn0
At reset	Х	Х	Х	Х	Х	Х	Х	Х
Access	R	R	R	R	R	R	R	R

 Serial Interface n Transmission Data Buffer (TXBUF0:0x03F97, TXBUF1:0x03F9F, TXBUF2:0x03FA7, TXBUF3:0x03FAF)

bp	7	6	5	4	3	2	1	0
Flag	TXBUFn7	TXBUFn6	TXBUFn5	TXBUFn4	TXBUFn3	TXBUFn2	TXBUFn1	TXBUFn0
At reset	Х	Х	Х	Х	Х	Х	Х	Х
Access	R/W							

■ Serial Interface n Mode Register 0 (SC0MD0:0x03F91, SC1MD0:0x03F99, SC2MD0:0x03FA1, SC3MD0:0x03FA9)

bp	7	6	5	4	3	2	1	0
Flag	SCnCE1	-	-	SCnDIR	SCnSTE	SCnLNG2	SCnLNG1	SCnLNG0
At reset	0	-	-	0	0	1	1	1
Access	R/W	-	-	R/W	R/W	R/W	R/W	R/W

bp	Flag	Description
7	SCnCE1	Transmission data output edge 0: Falling 1: Rising Reception data input edge 0: Rising 1: Falling
6-5	-	-
4	SCnDIR	Transfer bit specification 0: MSB first 1: LSB first
3	SCnSTE	Start condition selection 0: Disable start condition 1: Enable start condition
2-0	SCnLNG2-0	Synchronous serial transfer bit count 000: 1bit 001: 2bit 010: 3bit 011: 4bit 100: 5bit 101: 6bit 110: 7bit 111: 8bit

■ Serial Interface n Mode Register 1 (SC0MD1:0x03F92, SC1MD1:0x03F9A, SC2MD1:0x03FA2, SC3MD1:0x03FAA)

bp	7	6	5	4	3	2	1	0
Flag	SCnIOM	SCnSBTS	SCnSBIS	SCnSBOS	SCnCKM	SCnMST	SCnDIV	SCnCMD
At reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

bp	Flag	Description
7	SCnIOM	Serial data input pin selection 0: Data input from SBIn (RXDn) 1: Data input from SBOn (TXDn)
6	SCnSBTS	SBTn pin function selection 0: Port 1: Serial clock I/O
5	SCnSBIS	Serial data input control selection 0: "1" input 1: Serial data input
4	SCnSBOS	SBOn (TXDn) pin function selection 0: Port 1: Serial data output
3	SCnCKM	Transfer clock divide selection 0: Not divided 1: Divided
2	SCnMST	Clock master/salve selection 0: Clock slave 1: Clock master
1	SCnDIV	Transfer clock divide selection 0: Divided by 8 1: Divided by 16
0	SCnCMD	Synchronous serial/duplex UART selection 0: Synchronous serial 1: Duplex UART



If selecting the external clock (clock slave), set the internal clock that has the same or lower clock cycle to the external clock.



When set both bp5 of SCnSBIS flag and bp4 of SCnSBOS flag to "0", the serial forced reset is set and serial function is stopped.



If setting the communication state of this serial interface to "UART", set the mode register (SCnMD1) to the serial interface mode with "H" level of the serial data input pin.



If changing the setting value of mode registers, execute rewriting after setting the serial forced reset (set both SCnSBIS flag and SCnSBOS flag of SCnMD1 to "0") (n = 0 to 3).

■ Serial Interface n Mode Register 2 (SC0MD2:0x03F93, SC1MD2:0x03F9B, SC2MD2:0x03FA3, SC3MD2:0x03FAB)

bp	7	6	5	4	3	2	1	0
Flag	SCnFM1	SCnFM0	SCnPM1	SCnPM0	SCnNPE	-	SCnBRKF	SCnBRKE
At reset	0	0	0	0	0	-	0	0
Access	R/W	R/W	R/W	R/W	R/W	-	R	R/W

bp	Flag	Description		
7-6	SCnFM1-0	Frame mode specification 00: Data 7 bits + stop 1 bit 01: Data 7 bits + stop 2 bits 10: Data 8 bits + stop 1 bit 11: Data 8 bits + stop 2 bits		
5-4	SCnPM1-0	Additional bit specification At transmission 00: Add "0" 01: Add "1" 10: Add odd parity 11: Add even parity	At reception Check for "0" Check for "1" Check for odd parity Check for even parity	
3	SCnNPE	Parity enable 0: Enable parity bit 1: Disable parity bit		
2	-	-		
1	SCnBRKF	Break status receive monitor 0: Data reception 1: Break reception		
0	SCnBRKE	Break status transmit control 0: Data transmission 1: Break transmission		

■ Serial Interface n Mode Register 3 (SC0MD3:0x03F94, SC1MD3:0x03F9C, SC2MD3:0x03FA4, SC3MD3:0x03FAC)

bp	7	6	5	4	3	2	1	0
Flag	SCnFDC1	SCnFDC0	-	-	SCnPSCE	SCnPSC2	SCnPSC1	SCnPSC0
At reset	0	0	-	-	0	0	0	0
Access	R/W	R/W	-	-	R/W	R/W	R/W	R/W

bp	Flag	Description
7-6	SCnFDC1-0	Output selection after SBO final data transmit 00: Fix at "1" (High) output 10: Fix at "0" (Low) output 01: Final data hold 11: Prohibited
5-4	-	-
3	SCnPSCE	Prescaler count control 0: Disable count 1: Enable count
2-0	SCnPSC2-0	Selection clock 000:fpll/2 001:fpll/4 010:fpll/16 011:fpll/64 100:fs/2 101:fs/4 11X:Timer output * Timers 0 to 4 and A can be selected by the SCnSEL2-0 flag of SCnSEL register



If selecting the external clock (clock slave), set the internal clock that has the same or lower clock cycle to the external clock.

■ Serial Interface n Status Register (SC0STR:0x03F95, SC1STR:0x03F9D, SC2STR:0x03FA5, SC3STR:0x03FAD)

bp	7	6	5	4	3	2	1	0
Flag	SCnTBSY	SCnRBSY	SCnTEMP	SCnREMP	SCnFEF	SCnPEK	SCnORE	SCnERE
At reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

bp	Flag	Description
7	SCnTBSY	Serial bus status 0:Other use 1:Serial transmission in progress
6	SCnRBSY	Serial bus status 0:Other use 1:Serial reception in progress
5	SCnTEMP	Transmission buffer empty flag 0:Empty 1:Full
4	SCnREMP	Reception buffer empty flag 0:Empty 1:Full
3	SCnFEF	Frame error detection 0:No error 1:Error
2	SCnPEK	Parity error detection 0:No error 1:Error
1	SCnORE	Overrun error detection 0:No error 1:Error
0	SCnERE	Error monitor flag 0:No error 1:Error

12.2.4 Serial Interface 4 Control Registers

Serial interfaces 4 can be used for clock synchronous and multi master IIC communication.

This serial interface is composed of 2 buffers and 8 registers.

- Serial interface 4 reception data buffer (RXBUF4)
- Serial interface 4 transmission data buffer (TXBUF4)
- Serial interface 4 mode register 0 (SC4MD0)
- Serial interface 4 mode register 1 (SC4MD1)
- Serial interface 4 mode register 2 (SC4MD2)
- Serial interface 4 mode register 3 (SC4MD3)
- Serial interface 4 address set register 0 (SC4AD0)
- Serial interface 4 address set register 1 (SC4AD1)
- Serial interface 4 status register 0 (SC4STR0)
- Serial interface 4 status register 1 (SC4STR1)
- Serial Interface 4 Reception Data Buffer (RXBUF4:0x03FB8)

bp	7	6	5	4	3	2	1	0
Flag	RXBUF47	RXBUF46	RXBUF45	RXBUF44	RXBUF43	RXBUF42	RXBUF41	RXBUF40
At reset	Х	Х	Х	Х	Х	Х	Х	Х
Access	R	R	R	R	R	R	R	R

■ Serial Interface 4 Transmission Data Buffer (TXBUF4:0x03FB9)

bp	7	6	5	4	3	2	1	0
Flag	TXBUF47	TXBUF46	TXBUF45	TXBUF44	TXBUF43	TXBUF42	TXBUF41	TXBUF40
At reset	Х	Х	Х	Х	Х	Х	Х	Х
Access	R/W							

12.2.5 Serial Interface 4 Mode Register

■ Serial Interface 4 Mode Register 0 (SC4MD0:0x03FB0)

bp	7	6	5	4	3	2	1	0
Flag	SC4CE1	-	-	SC4DIR	SC4STE	SC4LNG2	SC4LNG1	SC4LNG0
At reset	0	-	-	0	0	1	1	1
Access	R/W	-	-	R/W	R/W	R/W	R/W	R/W

bp	Flag	Description
7	SC4CE1	Transmission data output edge 0: Falling 1: Rising Reception data input edge 0: Rising 1: Falling
6-5	-	-
4	SC4DIR	Transfer bit specification 0: MSB first 1: LSB first
3	SC4STE	Start condition selection 0: Disable start condition 1: Enable start condition
2-0	SC4LNG2-0	Transfer bit count 000: 1bit 001: 2bit 010: 3bit 011: 4bit 100: 5bit 101: 6bit 110: 7bit 111: 8bit

■ Serial Interface 4 Mode Register 1 (SC4MD1:0x03FB1)

bp	7	6	5	4	3	2	1	0
Flag	SC4IOM	SC4SBTS	SC4SBIS	SC4SBOS	-	SC4MST	-	-
At reset	0	0	0	0	-	0	-	-
Access	R/W	R/W	R/W	R/W	-	R/W	-	-

bp	Flag	Description
7	SC4IOM	Serial data input pin selection 0: Data input form SBI4 1: Data input from SBO4 (SDA4)
6	SC4SBTS	SBT4 pin function selection 0: Port 1: Transfer clock I/O
5	SC4SBIS	Serial input control selection 0: "1" input 1: Serial input
4	SC4SBOS	SBO4 (SDA4) pin function selection 0: Port 1: Serial data output
3	-	-
2	SC4MST	Clock master/salve selection 0: Clock slave 1: Clock master
1-0	-	-



If changing the setting value of mode register (except for SC4STE flag, SC4STPC flag, SC4REX flag and SC4ACK0 flag) and address setting registers, execute rewriting after setting the serial forced reset (set both SC4SBIS flag and SC4SBOS flag of the SC4MD1 to "0").

■ Serial Interface 4 Mode Register 2 (SC4MD2:0x03FB2)

bp	7	6	5	4	3	2	1	0
Flag	SC4FDC1	SC4FDC0	-	-	SC4PSCE	SC4PSC2	SC4PSC1	SC4PSC0
At reset	0	0	-	-	0	0	0	0
Access	R/W	R/W	-	-	R/W	R/W	R/W	R/W

bp	Flag	Description
7-6	SC4FDC1-0	Output selection after SBO4 final data transmit 00: Fix at "1" (High) output 01: Final data hold 10: Fix at "0" (Low) output 11: Prohibited
5-4	-	-
3	SC4PSCE	Prescaler count control 0: Disable count 1: Enable count
2-0	SC4PSC2-0	Selection clock 000: fpll/2 001: fpll/4 010: fpll/16 011: fpll/32 100: fs/2 101: fs/4 11X:Timer output *Timers 0 to 4 and A can be selected by the SC4SEL2-0 flag of SC4SEL register

■ Serial Interface 4 Mode Register 3 (SC4MD3:0x03FB3)

bp	7	6	5	4	3	2	1	0
Flag	Reserved	Reserved	SC4STPC	SC4TMD	SC4REX	SC4CMD	SC4ACKS	SC4ACKO
At reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

bp	Flag	Description				
7-6	Reserved	Always set to "0". *	Always set to "0". *			
5	SC4STPC	Stop condition generation request flag in IIC communication *1 0: Not generated 1: Generated				
4	SC4TMD	Communication mode selection in IIC co 0: Standard mode 1: High-speed mode				
3	SC4REX	Transmission/reception mode selection in IIC master communication 0: Transmission 1: Reception				
2	SC4CMD	Synchronous serial/IIC selection 0: Synchronous serial 1: IIC	0: Synchronous serial			
1	SC4ACKS	ACK bit enable 0: Disable 1: Enable				
0	SC4ACKO	At transmission mode (SC4REX=0) ACK bit detection flag 0: ACK detection 1: NACK detection At reception mode (SC4REX=1) ACK bit level specification *2 0: ACK transmission 1: NACK transmission				



*1: Cannot Write "0"; can write "1" only.

Cannot write at serial forced reset (when the SC4SBOS flag and SC4CSBIS flag of the SC4MD1 register are "0").

*2: Cannot read the SC4ACKO value at reception mode (SC4REX=1).



Set the setting data to the serial interface 4 mode register 3 by Mov instruction once, not by BSET/BCLR control. After read the data from the serial interface 4 mode register 3,change the specific bit and write the data to the register. These operations is prohibiting. SC4ACKO data will be destroyed.



Always set "0" to the bp denoted by asterisk.

12.2.6 Serial Interface 4 Address Set Register

Serial interface 4 has 7 bits of the address set registers.

■ Serial Interface 4 Address Set Register 0 (SC4AD0:0x03FB4)

bp	7	6	5	4	3	2	1	0
Flag	SC4AD7	SC4AD6	SC4AD5	SC4AD4	SC4AD3	SC4AD2	SC4AD1	Reserved
At reset	0	0	0	0	0	0	0	0
Access	R/W							



Do not word access to SC4AD0 register.

12.2.7 Serial Interface 4 Status Register

■ Serial Interface 4 Status Register 0 (SC4STR0:0x03FB6)

bp	7	6	5	4	3	2	1	0
Flag	SC4BSY	-	SC4TEMP	SC4REMP	-	-	-	SC4ORE
At reset	0	-	0	0	-	-	-	0
Access	R	-	R	R	-	-	-	R/W

bp	Flag	Description
7	SC4BSY	Clock synchronous communication serial bus status 0:Other use 1:Serial transmission in progress
6	-	-
5	SC4TEMP	Transmission buffer empty flag 0: Empty 1: Full
4	SC4REMP	Reception buffer empty flag 0: Empty 1: Full
3-1	-	-
0	SC4ORE	Overrun error detection 0:No error 1:Error

■ Serial Interface 4 Status Register 1 (SC4STR1:0x03FB7)

bp	7	6	5	4	3	2	1	0
Flag	SC4WRS	SC4ABT_ LST	SC4ADD_ ACC	SC4STRT	SC4BUS BSY	SC4IICBSY	SC4GCALL	SC4DATA_ ERR
At reset	0	0	0	0	0	0	0	0
Access	R	R/W	R	R	R	R	R	R/W

bp	Flag	Description
7	SC4WRS	Data transfer direction determine flag in slave communication 0: Master→slave 1: Slave→master
6	SC4ABT_LST	Arbitration lost detection flag 0: Not detected 1: Detected
5	SC4ADD_ACC	Slave address compare flag 0: Address unmatched 1: Address matched
4	SC4STRT	Start condition detection flag 0: Not detected 1: Detected
3	SC4BUSBSY	Bus busy flag 0: Bus free status 1: Bus busy status
2	SC4IICBSY	Serial bus status in IIC communication 0: Other use 1: Serial transmission is in progress
1	SC4GCALL	General call detection flag 0: Not detected 1: Detected
0	SC4DATA_ER R	Communication abnormal detection flag 0: Not detected 1: Detected



SC4ABT_LST flag can not write "1", can write "0" only.

12.2.8 Serial Interface 5 Control Register

Serial interfaces 5 can be used for IIC (slave).

This serial interface is composed of 2 buffers and 3 registers.

- Serial interface 5 address set register 0 (SC5AD0)
- Serial interface 5 address set register 1 (SC5AD1)
- Serial interface 5 transmission data buffer (SC5TXB)
- Serial interface 5 reception data buffer (SC5RXB)
- Serial interface 5 status register (SC5STR)

12.2.9 Serial Interface 5 Data Buffer Register

Serial interface 5 has each of 8-bit data buffer register for transmission/reception

■ Serial Interface 5 Reception Data Buffer (SC5RXB:0x03FBC)

bp	7	6	5	4	3	2	1	0
Flag	I2CRXB7	I2CRXB6	I2CRXB5	I2CRXB4	I2CRXB3	I2CRXB2	I2CRXB1	I2CRXB0
At reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

I	bp	Flag	Description
ſ	7-0	I2CRXB7-0	Serial interface 5 reception data buffer

■ Serial Interface 5 Transmission Data Buffer (SC5TXB:0x03FBD)

bp	7	6	5	4	3	2	1	0
Flag	I2CTXB7	I2CTXB6	I2CTXB5	I2CTXB4	I2CTXB3	I2CTXB2	I2CTXB1	I2CTXB0
At reset	0	0	0	0	0	0	0	0
Access	R/W							

l	bp	Flag	Description
	7-0	I2CTXB7-0	Serial interface 5 transmission data buffer

12.2.10 Serial Interface 5 Mode Register

■ Serial Interface 5 Address Set Register 0 (SC5AD0:0x03FBA)

bp	7	6	5	4	3	2	1	0
Flag	I2CAD7	I2CAD6	I2CAD5	I2CAD4	I2CAD3	I2CAD2	I2CAD1	I2CAD0
At reset	0	0	0	0	0	0	0	0
Access	R/W							

Ī	bp	Flag	Description
	7-0	I2CAD7-0	Serial interface 5 address set register

■ Serial Interface 5 Address Set Register 1(SC5AD1:0x03FBB)

bp	7	6	5	4	3	2	1	0
Flag	SELI2C	I2CMON	-	-	I2CGEM	I2CADM	I2CAD9	I2CAD8
At reset	0	0	-	-	0	0	0	0
Access	R/W	R/W	-	-	R/W	R/W	R/W	R/W

bp	Flag	Description
7	SELI2C	Reset control 0: Reset status 1: Operation status
6	I2CMON	Monitor mode selection 0: Communication mode 1: Monitor mode
5-4	-	-
3	I2CGEM	Communication mode selection 0: Standard communication mode 1: General call communication mode
2	I2CADM	Address mode selection 0: 7-bit address mode 1: 10-bit address mode
1-0	I2CAD9-8	Address setting

■ Serial interface 5 Status Register (SC5STR:0x03FBE)

bp	7	6	5	4	3	2	1	0
Flag	WRS	I2CINT	STRT	RSTRT	I2CBSY	SLVBSY	ACKVALID	-
At reset	1	0	0	0	0	0	0	-
Access	R	R	R	R	R	R	R	-

bp	Flag	Description
7	WRS	Data transfer direction determination flag 0: Slave→Master 1: Master→Slave
6	I2CINT	Interrupt detection flag 0: Undetected 1: Detected
5	STRT	Start condition detection flag 0: Undetected 1: Detected
4	RSTRT	Retart condition detection flag 0: Undetected 1: detected
3	I2CBSY	Bus busy flag 0: Bus free status 1: Bus busy status
2	SLVBSY	Slave busy flag 0: Other use 1: Data transnission is in progress
1	ACKVALID	ACK detection flag 0: Undetected 1: Detected
0	-	-

12.3 Clock Synchronous Serial Interface

12.3.1 Operation

This section describes the clock synchronous communication method of serial interfaces 0 to 4.



"n"= 0 to 4 for serial interfaces 0 to 4 respectively in section 12.3.1 Operation.

Communication Type

The communication mode can be selected from 3-channel type (clock pin (SBTn pin), data output pin (SBOn pin), data input pin (SBIn pin)) or 2-channel type (clock pin (SBTn pin), data I/O pin (SBOn pin)). Set the communication mode by the SCnIOM flag of the SCnMD1 register. In 2-channel reception, select "serial data input "by setting the SCnSBIS flag of the SCnMD1 register to "1". The SBIn pin can be used as a general port.

Activation Factor for Communication

Table:12.3.1 shows activation factors for communication. In master communication, the transfer clock is generated by communication activation factors. In slave communication, except during communication, the signal input from SBTn pin is masked in serial interface to prevent errors by noise or so; thus, input an external clock after releasing the mask by communication activation factors.

In addition, if "set transmission data" or "set dummy data" for communication activation factors, input the external clock after more than 3.5 transfer clock interval after the data set to TXBUFn. This wait time is needed to load the data from TXBUFn to the internal shift register.

Table:12.3.1 Synchronous Serial Interface Activation Factors

	Activation factors	
	Transmission	Reception
Master	Set transmission data	Set dummy data
communication		Input start condition
Slave communication	Input clock after transmission	Input clock after dummy data is set
	data is set	Input clock after start condition is input



Except during communication, SBTn pin is masked in serial interface to prevent errors by noise. In slave communication, set data to TXBUFn or input a clock to the SBTn pin after a start condition is input.



To communicate properly, more than 3.5 transfer clock after the data set to TXBUFn is needed to input the external clock.

■ Transfer Bit Setup

The transfer bit count is selected from 1 to 8 bits. Set it by the SCnLNG2 to 0 flags of the SCnMD0 register (at reset: 111). The SCnLNG2 to 0 flags hold the former set values until they are set again.

Start Condition Setup

The SCnSTE flag of the SCnMD0 register sets whether a start condition is enabled or disabled. When the data (SBIn (3 channels) or SBOn (2 channels)) pin changes from "H" to "L" during the clock (SBTn) pin = "H", setting the SCnCE1 flag of SCnMD0 register to "0" allows a start condition to be recognized. When the data (SBIn (3 channels) or SBOn pin (2 channels)) pin changes from "H" to "L" during the clock (SBTn) pin = "L", setting the SCnCE1 flag to "1" allows a start condition to be recognized. Set the SCnSBOS flag and the SCnSBIS flag of the SCnMD1 register to "0" respectively to change the start condition enable/disable setting. When operating transmission and reception at the same time, select "start condition disable"; otherwise, it may cause improper operations.

First Transfer Bit Setup

Either MSB first or LSB first at transfer can be selected. Set the first bit by the SCnDIR flag of the SCnMD0 register.

Transmission Data Buffer

The transmission data buffer TXBUFn is a reserved buffer that stores data to be loaded into the internal shift register. Set data to be transmitted in the transmission data buffer TXBUFn. The data is loaded into the internal shift register automatically. The data loading period of 3 transfer clocks is needed for loading data. In data loading period, setting another data in TXBUFn may cause an error. Whether during data loading period or not is determined by monitoring the transmission buffer empty flag SCnTEMP of SCnSTR. When data is set in TXBUFn, the SCnTEMP flag is set to "1" and loading is finished; when communication is restarted, the SCnTEMP flag is cleared to "0" automatically.




Figure:12.3.1 Transmission Data Buffer

Reception Data Buffer

The reception data buffer RXBUFn of serial interfaces 0, 1, 3 and 4 are reserved buffers that push the data received by the internal shift register. After the communication complete interrupts SCnTIRQ is generated, data in the internal shift register are automatically stored in the reception data buffers RXBUFn. RXBUFn can store data up to 1 byte. Read data of RXBUFn before the next reception is completed since RXBUFn is rewritten every time when communication is completed. The reception data buffer empty flags SCnREMP is set to "1" after SCn-TIRQ is generated. SCnREMP is cleared to "0" when reading RXBUFn.



If a start condition is input to restart during communication, the transmission data is invalid. Set the transmission data in TXBUFn again to restart communication.



RXBUFn is rewritten every time when communication is completed. In continuous communication, read data of RXBUFn before the next reception is completed.

Transmit Bit Count and First Transfer Bit

In transmission, when the transfer bit is 1 bit to 7 bits, the data storing method to the transmission data buffer differs depending on the first transfer bit specification. At MSB first, store data in the upper bits of TXBUFn. When there are 6 bits to be transferred, if data "A" to "F" are stored in bp2 to bp7 of TXBUFn, they are transferred from "F" to "A", as shown on Figure:12.3.2. At LSB first, store data in the lower bits of TXBUFn. When there are 6 bits to be transferred if data "A" to "F" are stored to bp0 to bp5 of TXBUFn, they are transferred from "A" to "F", as shown on Figure:12.3.3.




Figure:12.3.2 Transfer Bit Count and First Transfer Bit (At MSB First) 1



Figure:12.3.3 Transfer Bit Count and First Transfer Bit (At LSB First) 1

■ Receive Bit Count and First Transfer Bit

In reception, when the transfer bit is 1 to 7 bits, the data storing method to the reception data buffer RXBUFn differs depending on the first transfer bit specification. At MSB first, data are stored in the lower bits of RXBUFn. When there are 6 bits to be transferred, if data "A" to "F" are stored in bp5 to bp0 of RXBUFn from "A" to "F", as shown on Figure:12.3.4. At LSB first, data are stored in the upper bits of RXBUFn. When there are 6 bits to be transferred, as shown on Figure:12.3.5, data "A" to "F" are stored in bp2 to bp7 of RXBUFn from "A" to "F".




Figure:12.3.4 Receive Bit Count and Transfer First Bit (At MSB First)



Figure:12.3.5 Receive Bit Count and Transfer First Bit (At LSB First)



When the reception transfer bit is 1 to 7 bits, data except reception data of the specified transfer bit is indefinite. Mask reception data by and instructions to use.

Continuous Mode

This serial interface has a continuous communication function. If data is set in the transmission data buffer TXBUFn during transmission, the transmission buffer empty flag SCnTEMP is set, and continuous transmission is operated automatically. Set data in TXBUFn before the communication complete interrupt SCn(T)IRQ is generated since data is loaded into the internal shift register. Communication blanks, from SCn(T)IRQ generation to the next transfer clock output, are 4 transfer clocks.

Automatic Continuous Transfer by ATC

This serial interface can start up by ATCn, the automatic data transfer function built-in this LSI. When starting by ATCn, data up to 255 byte can be transferred continuously. For the start-up method by ATCn, refer to transfer modes 8 to 9 in Chapter 16 16.1 Automatic Transfer Controller.



When the slave reception is executed with the start condition "enable" at the continuous communication, the system configuration is needed to notify the master of the read completion. Without the notification, the data before read may be overwritten.

■ Input Edge/Output Edge Setup

An output edge of transmission data and an input edge of reception data can be set by the SCnCE1 flag of the SCnMD0 register. When the SCnCE1 flag = "0", transmission data is output synchronously at the falling edge of the clock; when the SCnCE1 flag = "1", the data is output synchronously at the rising edge. When the SCnCE1 flag = "0", reception data is loaded synchronously at the rising edge of the clock; when the SCnCE1 flag = "1", the data is loaded synchronously at the falling edge.

Table:12.3.2 Transmission Data Output Edge and Reception Data Input Edge

SCnCE1	Transmission data output edge	Reception data input edge
0		
1		

■ Clock Setup

The clock source can set the dedicated prescaler or timer (2 lines) output. Set it by the SCnPSC2 to 0 of the SCnMD3 register. The dedicated prescaler starts to operate when "prescaler operation" is selected by the SCnPSCE flag of the SCnMD3 register. Either the internal clock (clock master) or the external clock (clock slave) can be selected by the SCnMST flag of the SCnMD1 register. If selecting the external clock, set the internal clock that has the same clock cycle or lower to the external clock by the SCnMD3 register. Table:12.3.3 shows the internal clock source that can be set by the SCnMD3 register.

Table:12.3.3 Synchronous Serial Interface Clock Source

		Serial 0	Serial 1	Serial 2	Serial 3	Serial 4
Clock source	fpII/2	0	0	0	0	0
(internal clock)	fpII/4	0	0	0	0	0
	fpII/8	-	-	-	-	-
	fpII/16	0	0	0	0	0
	fpII/32	-	-	-	-	0
	fpll/64	0	0	0	0	-
	fs/2	0	0	0	0	0
	fs/4	0	0	0	0	0
	Timer 0 output	0	0	0	0	0
	Timer 1 output	0	0	0	0	0
	Timer 2 output	0	0	0	0	0
	Timer 3 output	0	0	0	0	0
	Timer 4 output	0	0	0	0	0
	Timer A output	0	0	0	0	0



The transfer speed should be up to 5.0 MHz. If the transfer clock is over 5.0 MHz, the transfer data may not be sent correctly.



Set the SCnSBIS flag and SC0SBOS flag of the SCnMD1 register to "0" to switch clock setting.

■ Data Input Pin Setup

3-channel type (clock pin (SBTn pin), data output pin (SBOn pin) and data input pin (SBIn pin)) or 2-channel type (clock pin (SBTn pin) and data I/O pin (SBOn pin)) can be selected as communication mode. Set it by the SCnIOM flag of the SCnMDI register. The SBIn pin can be used only for serial data input. The SBOn pin can select whether serial data input or output. Selecting "data input from SBOn pin" sets 2-channel communication; thus, I/O mode selection of the port direction control register controls direction of the SBOn pin to switch transmission/reception because. At this time, the SBIn pin can be used as a general port since it is not used.



In reception, if SCnIOM of the SCnMD1 register is set to "1" and "serial data input from the SBOn pin" is selected, the SBIn pin can be used as a general port.

■ Reception Buffer Empty Flag

After reception completion (the communication complete interrupt SCnTIRQ, data is automatically stored to RXBUFn from the internal shift register. If data is stored to the shift register RXBUFn when the SCnSBIS flag of the SC0MDn register is set to "serial input", the reception buffer empty flag SCnREMP of the SCnSTR register is set to "1". This indicates that the received data is waiting to be read. SCnREMP is cleared to "0" by reading data of RXBUFn.

■ Transmission Buffer Empty Flag

During communication (till the communication complete interrupt SCnTIRQ is generated since data is loaded into the internal shift register) if data is set in TXBUFn, the transmission buffer empty flag SCnTEMP of the SCn-STR register is set to "1". This indicates that the next transmission is waiting to be loaded. When data is loaded to the internal shift register from TXBUFn after SCnTIRQ is generated and SC0TEMP is cleared to "0", the next transfer starts automatically.

Overrun Error and Error Monitor Flag (Serial 0, Serial 1, Serial 2 and Serial 3)

When the next data reception is completed before reading data of the reception data buffer RXBUFn received at previous communication, an overrun error is generated and the SCnORE flag of the SCnSTR is set to "1". At the same time, the error monitor flag SCnERE is set indicating that the reception has an error. The SCnORE flag is cleared after the next communication complete interrupt SCnTIRQ is generated since reading data of the RXBUFn. SCnERE is cleared as the SCnORE flag is cleared. These error flags have no effects on communication operation.

Reception BUSY Flag (Serial 0, Serial 1, Serial 2 and Serial 3)

If data is set in RXBUFn or a start condition is recognized when the SCnSBIS flag of the SCnMD1 register is set to "serial data input", the BUSY flag SCnRBSY of the SCnSTR register is set to "1". the SCnRBSY flag is cleared to "0" after the communication complete interrupts SCnTIRQ is generated. During continuous communication, the SCnRBSY flag is held in set. If the transmission buffer empty flags SCnTEMP is cleared to "0" when the communication complete interrupts SCnTIRQ is generated, SCnRBSY is cleared to "0". If the SCnSBIS flag is set to "0" during communication, the SCnRBSY flag is cleared to "0".

■ Transmission BUSY Flag (Serial 0, Serial 1, Serial 2 and Serial 3)

If data is set in TXBUFn or a start condition is recognized when the SCnSBOS flag of the SCnMD1 register is set to "serial data output", the SCnTBSY flag of the SCnSTR register is set. After the communication complete interrupt SCnTIRQ is generated, the flag is cleared to "0". During continuous communication, the SCnTBSY flag is held in set. If the transmission buffer empty flag SCnTEMP is cleared to "0" when the communication complete interrupts SCnTIRQ is generated, SCnTBSY flag is cleared to "0". If the SCnSBOS flag is set to "0" during communication, the SCnTBSY flag is reset to "0".

■ BUSY Flag (Serial 4)

If data is set in TXBUF4, or a start condition is recognized, the SC4BSY flag of the SC4STR0 is set. It is cleared to "0" after the communication complete interrupt SC4IRQ is generated. During continuous communication, the SC4BSY flag is held in set. If the transmission buffer empty flag SC4TEMP is "0" when the communication complete interrupt SC4IRQ is generated, SC4BSY is cleated to "0".

■ Emergency Reset

This serial interface has an emergency reset function for malfunction. The SCnSBOS flag and the SCnSBIS flag of the SCnMD1 register should be set to "0" (SBOn pin function: port, input data: "1" input) to operate an emergency reset.

At emergency reset, the status register (the SCnBRKF flag of the SCnMD2 register, all flags of the SC0STR, SC1STR and SC2STR registers, the bp6 to 0 flags of the SC4STR1 register and bp5 (SC4STPC flag) of the SC4MD3 register) is initialized to the reset value, but the set value of the any other control registers are held.

Last Bit of Transmission Data

The following table shows the data output hold period of the last bit at transmission and the required minimum data input period of the last bit at reception. The internal clock should be set at slave to keep the data hold time at transmission.

Table:12.3.4 Last Bit Data Length of Transfer Data

	The last bit data hold period at transmission	The last bit data input period at reception
At master	1 bit data length	1 bit data length (minimum)
At slave	[1 bit data length of external clock × 1/2] + [internal clock cycle × (1/2 to 3/2)]	

When the start condition is disabled (SCnSTE flag = 0), SBOn output after the data output hold period of the last bit can be set as indicated in Table:12.3.5 by the set values of the SCnFDC1 to 0 flags of the SCnMD3 register.

After a reset is released, the output before a serial transfer is "H" despite the set value of the SCnFDC1 to 0 flags. When the start condition is enabled (SCnSTE flag = 1), "H" is output despite the set values of the SCnFDC1 to 0 flags.

Table:12.3.5 SBOn Output after the Data Output Hold Period of the Last Bit (Without Start Condition)

SCnFDC1 flag	SCnFDC0 flag	SBO0 output after the last bit data output holding
0	0	"1"(High) output fix
1	0	"0"(Low) output fix
0	1	Last data holding
1	1	Prohibited

■ Other Control Flag Setup (Serial 0, Serial 1, Serial 2 and Serial 3)

The flags shown below are not needed to be set or monitored since they are not used at clock synchronous communication.

Table:12.3.6 Other Control Flags

Ser	ial 0	Ser	ial 1	Ser	ial 2	Ser	ial 3	Detail
Register	Flag	Register	Flag	Register	Flag	Register	Flag	
	SC0BRKE		SC1BRKE		SC2BRKE		SC3BRKE	Break status transmission control
	SC0BRKF		SC1BRKF		SC2BRKF		SC3BRKF	Break status reception monitor
SC0MD2	SC0NPE	SC1MD2	SC1NPE	SC2MD2	SC2NPE	SC3MD2	SC3NPE	Parity enable
	SC0PM 1-0		SC1PM 1-0		SC2PM 1-0		SC3PM 1-0	Additonal bit specification
	SC0FM 1-0		SC1FM 1-0		SC2FM 1-0		SC3FM 1-0	Frame mode specification
SC0STR	SC0PEK	SC1STR	SC1PEK	SC2STR	SC2PEK	SC3STR	SC3PEK	Parity error detection
0000110	SC0FEF	00101K	SC1FEF	00201K	SC2FEF	00001K	SC3FEF	Frame error detection

12.3.2 Timing

■ Transmission Timing




Figure:12.3.6 Transmission Timing (At Falling Edge, Start Condition is Enabled)




Figure:12.3.7 Transmission Timing (At Falling Edge, Start Condition is Disabled)




Figure:12.3.8 Transmission Timing (At Rising Edge, Start Condition is Enabled)




Figure:12.3.9 Transmission Timing (At Rising Edge, Start Condition is Disabled)

■ Reception Timing




Figure:12.3.10 Reception Timing (At Rising Edge, Start Condition is Enabled)




Figure:12.3.11 Reception Timing (At Rising Edge, Start Condition is Disabled)




Figure:12.3.12 Reception Timing (At Falling Edge, Start Condition is Enabled)




Figure:12.3.13 Reception Timing (At Falling Edge, Start Condition is Disabled)

Transmission/Reception Timing 1

When transmission and reception are executed at the same time, the SCnCE1 flag of the SCnMD0 register should be set to "0" or "1". As data is received at the opposite edge timing of the output edge of transmission data, set the polarity of the reception data input edge to opposite polarity of the output edge of transmission data.

When transmission and reception are executed with the start condition "enable", "the start condition enable" should be selected with the other party of communication with which the microcontroller is exchanging data. Select "the start condition disable" by setting of SCnSTE flag of SCnMD0 register when transmission and reception are executed simultaneously. Otherwise, improper communication may occur.




Figure:12.3.14 Transmission/ Reception Timing (Reception: at Rising Edge, Transmission: at Falling Edge)




Figure:12.3.15 Transmission/Reception Timing (Reception: at Falling Edge, Transmission: at Rising Edge)



When operating transmission and reception at the same time, select "start condition disable"; otherwise, it may cause improper operations.

■ Communication in STANDBY mode

This serial interface has the following method for recovering from STANDBY mode.

This serial interface can execute slave reception at STANDBY mode. CPU operation status can be recovered from STANDBY mode to CPU operation mode by the communication complete interrupt SCnTIRQ that occurs after slave reception.

(At STANDBY mode, continuous reception is not available since the next data can not be accepted after the data of the transfer bit count, set by the SCnLNG2 to 0 flags of the SCnMD0 register, is received once.) Read the received data from the reception data buffer RXBUFn after recovering to CPU operation mode.

In reception at STANDBY mode, communication with the start condition enabled is not available. Disable the start condition. The dummy data should be set in the transmission data buffer TXBUFn before transition to STANDBY mode.




Figure:12.3.16 Reception Timing at Standby Mode (Reception: at Rising Edge, Start Condition is Disabled)

12.3.3 Pin Setup

■ Synchronous Serial Interface 0 Pin Setup

					l			Pin satur	(flag setup)										
					SC0SEL	PnDIR	PnODC	Pin setup	(nay setup)	SCOMP	1 register								
					register	register	register	register		GCOIVID	i register								
					Serial 0	I/O mode	Nch	Pull-up/	Serial data	SBT0 pin	Serial input	SBOO							
					I/O pin	selection	open-drain	•	input	function	control	(RXD0) pin							
					switching	3616611011	output	resistor	selection	selection	selection	function							
					- wittoring		selection	selection	COCCUON	3010011011	COICOLIOIT	selection							
							Coloculon	0010011011				0010011011							
Port	Channel	Type	P	in			Arbitrary	Aribitary											
		.,,,,,					setting	setting											
					0:P50-P52	0: input	0: push/	0: not	0: data	0: port	0:"1" input	0: port							
						mode	pull	added	input from	'									
									SBI0										
					1:P43-P45	1: output	1:Nch	1: added	1: data	1: transfer	1: serial	1: serial							
						mode	open-drain		input from	clock	input	data output							
									SBO0	I/O									
					OSL0	PnDIRm	PnODCm	PnPLUDm	SC0IOM	SC0SBTS	SC0SBIS	SC0SBOS							
			P50/SB	O0A		P5DIR0:1	P5ODC0	P5PLUD0											
		Transmission	-	1	0	-		-	0	1	0	1							
		only	only	P52/	Master		P5DIR2:1	P5ODC2	P5PLUD2										
			SBT0A	Slave		P5DIR2:0	-												
			-			-	-	-											
	3	Reception	P51/SB		0	P5DIR1:0		-	0	1	1	0							
	channels	only	only	only	only	only	only	only	only		Master	_	P5DIR2:1	P5ODC2	P5PLUD2				
			SBT0A Slave			P5DIR2:0	-												
			P50/SB			P5DIR0:1	P5ODC0	P5PLUD0											
P5		Transmission/	P51/SB		0	P5DIR1:0	-	-	0	1	1	1							
		reception	P52/	Master		P5DIR2:1	P5ODC2	P5PLUD2											
			SBT0A			P5DIR2:0 P5DIR0:1	-	P5PLUD0											
			P50/SB	OUA	0	P5DIRU:1	P5ODC0	PSPLUDU											
		Transmission	- P52/	Master		- P5DIR2:1	P5ODC2	-	1	1	0	1							
	2		SBT0A Slave		P5DIR2:1	F3ODC2	P5PLUD2												
	channels		P50/SBO0A			P5DIR2:0	-	-											
	Si idi II IGIS		-			-	-	-	1		1								
		Reception	P52/	Master	0	P5DIR2:1	P5ODC2			1		0							
			SBT0A			P5DIR2:0		P5PLUD2											
			P43/SB			P4DIR3:1	P4ODC3	P4PLUD3											
		Transmission	-	-	_	-	-	-	_	_	_	_							
		only	P45/	Master	1	P4DIR5:1	P4ODC5	5.45/	0	1	0	1							
		,	SBT0B			P4DIR5:0	-	P4PLUD5											
			-	1		-	-	-											
	3	Reception	P44/SB	I0B		P4DIR4:0	-	-	1 ^	_	_								
	channels	only	P45/	Master	1	P4DIR5:1	P4ODC5		0	1	1	0							
		-	SBT0B	Slave	1	P4DIR5:0	-	P4PLUD5											
			P43/SB	O0B		P4DIR3:1	P4ODC3	P4PLUD3											
P4		Transmission/	P44/SB	I0B	1	P4DIR4:0	-	-	0	1	1	1							
64		reception	P45/	Master	1	P4DIR5:1	P4ODC5	P4PLUD5] "	'	'	'							
			SBT0B			P4DIR5:0	-												
			P43/SB	O0B		P4DIR3:1	P4ODC3	P4PLUD3											
		Transmission	-		1	-	-	-	1	1	0	1							
	2	. 70.10.111001011	P45/	Master	<u>'</u>	P4DIR5:1	P4ODC5	P4PLUD5	'	'		'							
			SBT0B			P4DIR5:0	-												
	channels		P43/SB	O0B		P4DIR3:0	-	-											
		Reception	-	la a	1	-	-	-	1	1	1	0							
			P45/ Master		1 1	P4DIR5:1	P4ODC5	P4PLUD5											
			SBT0B	Slave		P4DIR5:0	-]							

■ Synchronous Serial Interface 1 Pin Setup

								Pin satur	(flag setup)				
					SC1SEL	PnDIR	PnODC	Pin setup	(nay setup)	SC1MD	1 register		
					register	register	register	register		OC HVID	i registei		
					Serial 1	I/O mode	Nch	Pull-up/	Serial data	SBT1 pin	Serial input	SBO1	
					I/O pin	selection	open-drain		input	function	control	(RXD1) pin	
					switching		output	resistor	selection	selection	selection	function	
							selection	selection				selection	
Port	Channel	Type	Pi	in			Arbitrary	Aribitary					
							setting	setting			0.11411		
					0:P00-P02	•	0: push/	0: not	0: data	0: port	0:"1" input	0: port	
						mode	pull	added	input from SBI1				
					1:P75-P77	1: output	1:Nch	1: added	1: data	1: transfer	1: serial	1: serial	
					1 70 1 77	mode	open-drain	i. addod	input from	clock I/O	input	data output	
									SBO1				
					OSL1	PnDIRm	PnODCm	PnPLUDm	SC1IOM	SC1SBTS	SC1SBIS	SC1SBOS	
			P01/SBC	D1A		P0DIR1:1	P0ODC1	P0PLUD1					
		Transmission	-		_	-	-	-	0	1	0	1	
		only	P02/	Master	0	P0DIR2:1	P0ODC2	DODI LIDO	U	1	U	'	
			SBT1A	Slave		P0DIR2:0	-	P0PLUD2					
			-			-	-	-					
	3	Reception	P00/SBI	1A	0	P0DIR0:0	-	-	0	1	1	0	
	channels	only	P02/	Master	U	P0DIR2:1	P0ODC2	P0PLUD2	U	1	1	U	
			SBT1A Slav			P0DIR2:0	-	PUPLUDZ					
			P01/SBC	D1A		P0DIR1:1	P0ODC1	P0PLUD1					
P0		Transmission/	P00/SBI	1A	0	P0DIR0:0	-	-	0	1	1	1	
10		reception		Master	ď	P0DIR2:1	P0ODC2	P0PLUD2					
			SBT1A			P0DIR2:0	-						
			P01/SBC	D1A		P0DIR1:1	P0ODC1	P0PLUD1					
		Transmission	P02/ Master	0	-	-	-	1	1	0	1		
					P0DIR2:1	P0ODC2	P0PLUD2						
	2		SBT1A			P0DIR2:0	-	. 0. 2022					
	channels		P01/SBC	D1A		P0DIR1:0	-	-					
		Reception	-		0	-	-	-		1	1	0	
				Master		P0DIR2:1	P0ODC2	P0PLUD2					
			SBT1A			P0DIR2:0	-						
			P75/SBC)1B		P7DIR5:1	P7ODC5	P7PLUD5					
		Transmission	- D77'	Maata	1	- P7DIR7:1	-	-	0	1	0	1	
		only	P77/ SBT1B	Master			P7ODC7	P7PLUD7					
			SDIID	Siave		P7DIR7:0	-						
	3	Pagantian	- P76/SBI	1 R		- P7DIR6:0	-	-					
	channels	Reception only		Master	1	P7DIR6:0	P7ODC7		0	1	1	0	
	on lan in lond	Offiny	SBT1B			P7DIR7:1	- 10001	P7PLUD7					
			P75/SBC			P7DIR7:0	P7ODC5	P7PLUD5					
		Transmission/	P76/SBI			P7DIR5:1		. 71 2000					
P7		reception		Master	1	P7DIR0:0	P7ODC7	_	0	1	1	1	
			SBT1B			P7DIR7:0		P7PLUD7					
			P75/SBC			P7DIR5:1	P7ODC5	P7PLUD5					
			-			-	-	-					
	2	Transmission	P77/	Master	1	P7DIR7:1	P7ODC7		1	1	0	1	
			SBT1B			P7DIR7:0	-	P7PLUD7					
	channels		P75/SBC			P7DIR5:0	-	-					
			-			-	-	-					
		Reception	P77/ Master	1 1	P7DIR7:1	P7ODC7	D7D/ 11D=	1	1	1	0		
			SBT1B		1	P7DIR7:0	-	P7PLUD7					
					·							1	

■ Synchronous Serial Interface 2 Pin Setup

			l		l			Din cotun	(flag setup)			
					SC2SEL	PnDIR	PnODC	PnPLUD	(nay setup)	SC2MD	1register	
					register	register	register	register		OOZIVID	rregister	
					Serial 2 I/O	I/O mode	Nch	Pull-up/	Serial data	SBT2 pin	Serial input	SBO2
					pin switch-	selection	open-drain		input	function	control	(RXD2) pin
					ing	0010011011	output	resistor	selection	selection	selection	function
							selection	selection				selection
Port	Channel	Type	Р	in			Aribitary	Aribitary				
							setting	setting				
					0:P70-P72	0: input	0: push/	0: not	0: data	0: port	0:"1" input	0: port
						mode	pull	added	input from			
									SBI2			
					1:P30-P32		1:Nch	1: added	1: data	1: transfer	1: serial	1: serial
						mode	open-drain		input from SBO2	clock I/O	input	data output
					OSL2	PnDIRm	D=ODO=	PnPLUDm	SC2IOM	SC2SBTS	SC2SBIS	SC2SBOS
			P70/SB	024	USLZ	P7DIR0:1	PnODCm P7ODC0	P7PLUD0	SCZIOW	3023013	3023013	3023603
		T	P70/3B	UZA		P/DIKU.1	PTODCO	PIPLODO				
		Transmission	- D70/	Master	0	- P7DIR2:1	P7ODC2	-	0	1	0	1
		only	P72/ SBT2A				P7ODC2	P7PLUD2				
			SDIZA	Slave		P7DIR2:0	-					
			- D74/CD	10.4		- DZDID4.0	-	-				
	3 channels	Reception	P71/SB		0	P7DIR1:0		-	0	1	1	0
	channels	only	P72/ SBT2A	Master		P7DIR2:1	P7ODC2	P7PLUD2				
			P70/SB			P7DIR2:0	-	DZDLUDO				
				-		P7DIR0:1	P7ODC0	P7PLUD0				
P7		Transmission			0	P7DIR1:0	-	-	0	1	1	1
		/reception	P72/	Master		P7DIR2:1	P7ODC2	P7PLUD2				
			SBT2A			P7DIR2:0	-	DZDLUDA				
			P70/SB	O2A		P7DIR0:1	P7ODC0	P7PLUD0				
		Transmission	-		0	-	-	-	1	1	0	1
	_		P72/ M	Master		P7DIR2:1	P7ODC2	P7PLUD2				
	2		SBT2A			P7DIR2:0	-					
	channels		P70/SB	O2A		P7DIR0:0	-	-				
		Reception	-	I	0	-	-	-	1	1	1	0
		•	P72/	Master		P7DIR2:1	P7ODC2	P7PLUD2				
			SBT2A			P7DIR2:0	-	DODLLIDO				
			P30/SB	O2B		P3DIR0:1	P3ODC0	P3PLUD0				
		Transmission	-	Ina- ·	1	- Popino :	-	-	0	1	0	1
1		only	P32/ SBT2B	Master		P3DIR2:1	P3ODC2	P3PLUD2				
			OD I ZB	Siave		P3DIR2:0	-					
			-	IOD		-	-	-				
	3 channels		P31/SB		1	P3DIR1:0	-	-	0	1	1	0
	channels	only	P32/	Master		P3DIR2:1	P3ODC2	P3PLUD2				
			SBT2B			P3DIR2:0	-	DODLLIDO				
		-	P30/SB			P3DIR0:1	P3ODC0	P3PLUD0				
P3		Transmission			1	P3DIR1:0	-	-	0	1	1	1
		/reception P32		Master		P3DIR2:1	P3ODC2	P3PLUD2				
			SBT2B			P3DIR2:0	-	DODLLIDO				
1			P30/SB	OZB		P3DIR0:1	P3ODC0	P3PLUD0				
1		Transmission	- P32/	Master	1	Panina.4	-	-	1	1	0	1
1			SBT2B			P3DIR2:1	P3ODC2	P3PLUD2				
	2 channels		P30/SB			P3DIR2:0	-					
	Griat II IEIS		L20/2B	UZB	-	P3DIR0:0	-	-	-			
1		Reception	- D22/	Mostor	1	- P3DIR2:1	-	-	1	1	1	0
1			P32/ Master SBT2B Slave			P3ODC2	P3PLUD2					
			3D12B	Siave		P3DIR2:0	-					

■ Synchronous Serial Interface 3 Pin Setup

								Pin satur	(flag setup)			
					SC3SEL	PnDIR	PnODC	PnPLUD	(nay setup)	SC3MD	1register	
					register	register	register	register		COOMB	rrogiotor	
					Serial 3 I/O		Nch	Pull-up/	Serial data	SBT3 pin	Serial input	SBO3
					pin switch-		open-drain	pull-down	input	function	control	(RXD3) pin
	rt Channel				ing	0010011011	output	resistor	selection	selection	selection	function
							selection	selection				selection
Port		Туре	Р	in			Aribitary	Aribitary				
							setting	setting				
					0:P04-P06		0: push/	0: not	0: data	0: port	0:"1" input	0: port
						mode	pull	added	input from SBI3			
					1:P40-P42	1: output	1:Nch	1: added	1: data	1: transfer	1: serial	1: serial
						mode	open-drain		input from	clock I/O	input	data output
					0.01.0	5 5 5	D 000	5 51 115	SBO3	0000070	0000010	0000000
			D04/0D0	204	OSL3	PnDIRm	PnODCm	PnPLUDm	SC3IOM	SC3SBTS	SC3SBIS	SC3SBOS
			P04/SB0	J3A		P0DIR4:1	P0ODC4	P0PLUD4				
		Transmission		Mastar	0	P0DIR6:1	P0ODC6	-	0	1	0	1
		only	P06/ SBT3A	Master Slave			PUODC6	P0PLUD6				
			SDISA	Slave		P0DIR6:0	-					
	_	Desention	P05/SBI	2 /\		P0DIR5:0	-	-				
	3 channels	Reception only	P06/	Master	0	P0DIR5:0	P0ODC6	-	0	1	1	0
	CHAIHEIS	Offig	SBT3A	Slave	4	P0DIR6:0	FUODCO	P0PLUD6				
			P04/SB0			P0DIR6.0	P0ODC4	P0PLUD4				
		Transmission				P0DIR4:1		F OF LOD4	0	1	1	
P0		/reception	P06/	Master	0	P0DIR6:1	P0ODC6					1
			SBT3A	Slave		P0DIR6:0	-	P0PLUD6				
			P04/SB0			P0DIR4:1	P0ODC4	P0PLUD4				
		Transmission	-	3071		-	-	-				
			P06/ Master	0	P0DIR6:1	P0ODC6		1	1	0	1	
	2		SBT3A	Slave		P0DIR6:0	-	P0PLUD6				
	channels		P04/SB0	D3A		P0DIR4:0	-	-				
			- P06/ Master				1 1		1	0		
		Reception			0	P0DIR6:1	P0ODC6	DOD! LIDO	1	1	1	0
			SBT3A	Slave		P0DIR6:0	-	P0PLUD6				
			P40/SB0	D3B		P4DIR0:1	P4ODC0	P4PLUD0				
		Transmission	-		1	-	-	-	0	4	0	_
		only	P42/	Master	1	P4DIR2:1	P4ODC2	P4PLUD2		1		1
			SBT3B	Slave		P4DIR2:0	-	F 4F LUDZ				
			-			-	-	-				
	3		P41/SBI		1	P4DIR1:0	-	-	0	1	1	0
	channels	only	P42/	Master	'	P4DIR2:1	P4ODC2	P4PLUD2		'		
			SBT3B	Slave		P4DIR2:0	-]	
			P40/SB0			P4DIR0:1	P4ODC0	P4PLUD0				
P4		Transmission			1	P4DIR1:0	-	-	0	1	1	1
		/reception	P42/	Master		P4DIR2:1	P4ODC2	P4PLUD2				
			SBT3B	Slave		P4DIR2:0	-					
		P40/S	P40/SB0	J3B		P4DIR0:1	P4ODC0	P4PLUD0				
		Transmission	-	I. 4 - ·	1	- DADIDO 1	-	-	1	1	0	1
			P42/ SBT3B	Master		P4DIR2:1	P4ODC2	P4PLUD2				'
	2 channels			Slave		P4DIR2:0	-				1	
	citatilieis	Reception -	P40/SB0	JSB	-	P4DIR0:0	-	-	-			
			eception - P42/ Master	1	P4DIR2:1	P4ODC2	-	1	1	1	0	
			SBT3B	Master Slave	-	P4DIR2:1	P40D02	P4PLUD2				
			SDISE	Siave		P4DIK2:0	-				1	

■ Synchronous Serial Interface 4 Pin Setup

								Pin setup	(flag setup)							
					SC4SEL	PnDIR	PnODC	PnPLUD	(nag cotap)	SC4MD	1register					
					register	register	register	register		COTINID	rrogiotor					
					Serial 4 I/O		Nch	Pull-up/	Serial data	SBT4 pin	Serial input	SBO4				
					pin switch-		open-drain	pull-down	input	function	control	(RXD4) pin				
					ing		output	resistor	selection	selection	selection	function				
							selection	selection				selection				
Por	Channel	Type	Р	in			Aribitary	Aribitary								
					0:P65-P67	O. immed	setting	setting	O. data	O. mant	0.11411 in mout	0				
					0:265-267	mode	0: push/ pull	0: not added	0: data input from	0: port	0:"1" input	o: port				
						illode	Pull	added	SBI4							
					1:P33-P35	1: output	1:Nch	1: added	1: data	1: transfer	1: serial	1: serial				
						mode	open-drain		input from	clock I/O	input	data output				
									SBO4							
					OSL4	PnDIRm	PnODCm	PnPLUDm	SC4IOM	SC4SBTS	SC4SBIS	SC4SBOS				
			P66/SB0	D4A		P6DIR6:1	P6ODC6	P6PLUD6								
		Transmission			0	-	-	-	0	1	0	1				
		only	P67/	Master		P6DIR7:1	P6ODC7	P6PLUD7								
			SBT4A	Slave		P6DIR7:0	-									
	_		-	4.4		- DODIDE O	-	-								
	3	Reception	P65/SBI		0	P6DIR5:0	-	-	0	1	1	0				
	channels	only	P67/ SBT4A	Master Slave		P6DIR7:1 P6DIR7:0	P6ODC7	P6PLUD7								
			P66/SB0			P6DIR7:0	P6ODC6	P6PLUD6								
		Transmission	P65/SBI			P6DIR6.1	FOODCO	FOFLODO	1							
P6		/reception	P67/	Master	0	P6DIR7:1	P6ODC7	-	0	1	1	1				
		, rocopilon	SBT4A	Slave		P6DIR7:0	-	P6PLUD7								
			P66/SB0			P6DIR6:1	P6ODC6	P6PLUD6								
			-			-	-	-								
		ransmission	Transmission	Transmission	Transmission	Transmission	P67/	Master	0	P6DIR7:1	P6ODC7		1	1	0	1
	2			Slave		P6DIR7:0	-	P6PLUD7								
	channels		P66/SB0	D4A		P6DIR6:0	-	-								
		Decention	-			-	-	-	,	1	1	0				
		Reception	P67/	Master	0	P6DIR7:1	P6ODC7	P6PLUD7	1							
			SBT4A	Slave		P6DIR7:0	-	FOFLODI								
			P33/SB0	D4B		P3DIR3:1	P3ODC3	P3PLUD3								
		Transmission			1	-	-	-	0	1	0	1				
		only	P34/	Master	<u> </u>	P3DIR4:1	P3ODC4	P3PLUD4		'		'				
			SBT4B	Slave		P3DIR4:0	-									
	_	D- "	-	4D	-	-	-	-								
	3		P35/SBI		1	P3DIR5:0	-	-	0	1	1	0				
	channels	only	P34/ SBT4B	Master Slave		P3DIR4:1	P3ODC4	P3PLUD4								
						P3DIR4:0 P3DIR3:1	P3ODC3	P3PLUD3								
		P33/SBO4B Transmission P35/SBI4B			P3DIR5:0	-	- FOFLUDS									
P3			P34/	Master	1	P3DIR3:0	P3ODC4	-	0	1	1	1				
				Slave		P3DIR4:0	-	P3PLUD4								
			P33/SB0			P3DIR3:1	P3ODC3	P3PLUD3								
		_	-		1	-	-	-								
		Transmission	sion P34/ Master	1	P3DIR4:1	P3ODC4		1	1	0	1					
	2	2		Slave	1	P3DIR4:0	-	P3PLUD4								
	channels		P33/SBO4B		P3DIR3:0	-	-									
Ì		Docentian		1	-	-	-	_	4	4	0					
		Reception	P34/ Master		1	P3DIR4:1	P3ODC4	P3PLUD4	1	1	1					
Ì			SBT4B	Slave		P3DIR4:0	_	1 3 LUD4								

12.3.4 Setup Example

■ Transmission/Reception Setup Example

The setup example for clock synchronous serial communication using serial 1 is shown. Table:12.3.7 shows the conditions at transmission/reception. The basic setup procedures are the same in serials 0 and 2 to 4. However, pin settings (4) and (5) differ in each serial.

Table:12.3.7 Setup Examples for Synchronous Serial Interface Transmission/Reception

Setup item	Set to
Serial data input selection	SB1A
Transfer bit count	8 bits
Start condition	None
First transfer bit	MSB
Input edge	Falling edge
Output edge	Rising edge
Clock	Clock master
Clock source	fs/2
Clock source divide-by-8 (serial 0, serial 1, serial 2 and serial 3)	Not divided by 8
SBT1/SBO1 pin style	Nch open-drain
SBT1 pin pull-up resistor	Added
SBO1 pin pull-up resistor	Added
Serial 1 communication complete interrupt	Enabled
SBO1 output after last data output	"1"(H) fix

An example setup procedure, with a description of each step is shown below

Setup Procedure	Description	
(1) Select the prescaler operation SC1MD3 (0x03F9C) bp3 :SC1PSCE =1	(1) Set the SC1PSCE flag of the SC1MD3 register to "1" to select "prescaler count enable".	
(2) Select the clock source SC1MD3 (0x03F9C) bp2-0 :SC1PSC2-0 =100	(2) Set the SC1PSC2 to 0 flags of the SC1MD3 register to "100" to select fs/2 to the clock source.	
(3) Control the SBO1 output after the last data output SC1MD3 (0x03F9C) bp7,6 :SC1FDC1-0 =00	(3) Set the SC1FDC1 to 0 flags of the SC1MD3 register to "0, 0" to select "1" (High) output fix after the SBO1 last data output.	
(4) Control the pin style [set the pin corresponding to each serial] P0ODC(0x03EF0) bp2-1 :P0ODC2-1 =11 P0PLUD(0x03F40) bp2-1 :P0PLUD2-1 =11	(4) Set the P0ODC2-1 flags of the P0ODC register to "11" to select Nch open-drain to the SBO1/SBT1 pin style. Set the P0PLUD2-1 flags of the P0PLUD register to "11" to enable the pull-up resistor. (set the pin corresponding to each serial)	
(5) Control the pin direction [set the pin corresponding to each serial] P0DIR (0x03F30) bp2-1 :P0DIR2-1 =11	(5) Set the P0DIR2 -1 flags of the port 0 direction control register (P0DIR) to "11" to set P01 and P02 to output mode and P00 to input mode. (set the pin corresponding to each serial)	

Setup Procedure	Description
(6) Set the SC1MD0 register Select the transfer bit count SC1MD0 (0x03F99) bp2-0 :SC1LNG2-0 =111	(6) Set the SC1LNG2 to 0 flags of the serial 1 mode register (SC1MD0) to "111" to set the transfer bit count to 8 bits.
Select the start condition SC1MD0 (0x03F99)	Set the SC1STE flag of the SC1MD0 register to "0" to disable the start condition.
bp3 :SC1STE =0	Set the SC1DIR flag of the SC1MD0 register to "0" to set MSB as the transfer first bit.
Select the transfer first bit SC1MD0 (0x03F99) bp4 :SC1DIR =0	Set the SC1CE1 flag of the SC1MD0 register to "1" to set the transmission data input edge to "rising" and the reception data output edge to "falling".
Select the transfer edge SC1MD0 (0x03F99) bp7 :SC1CE1 =1	
(7) Set the SC1MD1 register Select the communication type SC1MD1 (0x03F9A) bp0 :SC1CMD =0	(7) Set the SC1CMD flag of the SC1MD1 register to "0" to select the synchronous serial.
Select the transfer clock SC1MD1 0x03F9A) bp2 :SC1MST =1 bp3 :SC1CKM =0 (serial 0, 1, 2 and 3)	Set the SC1MST flag of the SC1MD1 register to "1" to select the clock master (internal clock); and, set the SC1CKM flag to "0" to select "the source clock not divided by 8" for serial 0, 1, 2 and 3.
Control the pin function SC1MD1 (0x03F9A) bp4 :SC1SBOS =1 bp5 :SC1SBIS =1 bp6 :SC1SBTS =1 bp7 :SC1IOM =0	Set the SC1SBOS, SC1SBIS and SC1SBTS flags of the SC1MD1 register to "1" to set the SBO1 pin to the serial data output, the SBI1 pin to the serial data input and the SBT1 pin to the serial clock input/output. Set the SC1IOM flag to "0" to set the serial data input from the SBI1 pin.
(8) Set the interrupt level PSW bp6 :MIE =0 SC1TICR (0x03FF8) bp7-6 :SC1LV1-0 =10	(8) Set the MIE flag of the PSW to "0" to prohibit the all maskable interrupt. Set the interrupt level by the SC1LV1 to 0 flags of the serial 1 interrupt control register (SC1TICR).
(9) Enable the interrupt SC1TICR (0x03FF8) bp1 :SC1TIE =1 PSW bp6 :MIE =1	(9) Set the SC1TIE flag of the SC1TICR register to "1" to enable the interrupt. If any interrupt request flag (SC1TIR of the SC1TICR register) is already set, clear SC1TIR prior to enabling the interrupt. Set the MIE flag of the PSW to "1" to enable the all maskable interrupt.
(10) Start the serial transmission Transmission data→TXBUF1 (0x03F9F) Reception data→input the SBI1A pin	(10) Set the transmission data to the serial transmission data buffer TXBUF1. The transfer clock is generated; and, transmission or reception is started. When transmission is finished, the serial 1 communication end interrupt SC1TIRQ is generated. [Chapter 3 3.1.4. Maskable Interrupt Control Register Setup]

^{*}Each setup in (1) to (3) and (6) to (7) can be set at the same time.



Set the SCnSBIS of the SCnMD1 register to "0" and select a port in order to operate only transmission with 3 channels; and, set the SCnSBOS of the SCnMD1 register to "0" and select a port in order to operate only reception.



Serial data is input and output from the SBOn pin in communication with 2 channels by connecting the SBOn pin. The port direction control register switches I/O. SCnSBIS of the SCnMD1 register must be set to "1" to select "serial data input". The SBIn pin can be used as a general port.



This serial interface has an emergency reset function. If the communication is needed to be stopped by force, set SCnSBOS and SCnSBIS of the SCnMD1 register to "0".



To set each flag, follow the setup procedure in order as described. All control registers (refer to Table:12.2.1 except TXBUFn, RXBUFn and SCnTRB) must be set prior to activating communication.



The transfer rate must be under 5.0 MHz for setting a transfer clock by the SCnMD3 register.

■ Reception Setup Example (STANDBY Mode Reception)

The following shows the setup example for STANDBY mode reception of clock synchronous serial communication using serial 1. Table:12.3.8 shows the condition at reception. The basic procedures are the same in serial 0 and 2 to 4. Pin settings (4) and (5) differ in each serial.

Table:12.3.8 Setup Examples for Synchronous Serial Interface Reception

Setup item	Set to
Serial data input selection	SBI1A
Transfer bit count	8 bits
Start condition	None
First transfer bit	MSB
Input edge	Falling edge
Output edge	Rising edge
Clock	Clock slave
Clock source	fs/2
Clock source divide-by-8 (serial 0, 1, 2 and 3)	Not divided by 8
SBT1/SBO1 pin style	Nch open-drain
SBT1 pin pull-up resistor	Added
SBO1 pin pull-up resistor	Added
Serial 1 communication complete interrupt	Enabled
SBO1 output after last data output	"1"(H) fix

An example setup procedure, with a description of each step is shown below

Setup Procedure	Description		
(1) Select the prescaler operation SC1MD3 (0x03F9C) bp3 :SC1PSCE =1	(1) Set the SC1PSCE flag of the SC1MD3 register to "1" to select "prescaler count enable"		
(2) Select the clock source SC1MD3 (0x03F9C) bp2-0 :SC1PSC2-0 =100	(2) Set the SC1PSC2 to 0 flags of the SC1MD3 register to "100" to select fs/2 to the clock source.		
(3) Control the SBO0 output after the last data output SC1MD3 (0x03F9C) bp7,6 :SC1FDC1-0 =00	(3) Set the SC1FDC1 to 0 flags of the SC1MD3 register to "0, 0" to select "1" (High) output fix after the SBO1 last data output.		
(4) Control the pin style [set the pin corresponding to each serial] P0ODC(0x03EF0) bp2-1 :P0ODC2-1 =11 P0PLUD(0x03F40) bp2-1 :P0PLUD2-1 =11	(4) Set the P0ODC2-1 flags of the P3ODC register to "11" to select Nch open-drain to the SBO1/SBT1 pin style. Set the P0PLUD2-1 flags of the P0PLUD register to "11" to enable the pull-up resistor. (set the pin corresponding to each serial)		
(5) Control the pin direction [set the pin corresponding to each serial] PODIR (0x03F30) bp2 :P0DIR2 =0 bp0 :P0DIR0 =0	(5) Set the P0DIR2 flag of the port 0 pin direction control register (P0DIR) to "0" and set the P0DIR0 flag to "0" to set P00 and P02 to input mode (set the pin corresponding to each serial)		

Setup Procedure	Description		
(6) Set the SC1MD0 register Select the transfer bit count SC1MD0 (0x03F99) bp2-0 :SC1LNG2-0 =111	(6) Set the SC1LNG2 to 0 flags of the serial 1 mode register (SC1MD0) to "111" to set the transfer bit count to 8 bits.		
Select the start condition SC1MD0 (0x03F99) bp3 :SC1STE =0	Set the SC1STE flag of the SC1MD0 register to "0" to disable the start condition.		
Select the transfer first bit SC1MD0 (0x03F99) bp4 :SC1DIR =0	Set the SC1DIR flag of the SC1MD0 register to "0" to select MSB as the transfer first bit.		
Select the transfer edge SC1MD0 (0x03F99) bp7 :SC1CE1 =1	Set the SC1CE1 flag of the SC1MD0 register to "1" to set the transmission data input edge to "rising" and the reception data output edge to "falling".		
(7) Set the SC1MD1 register Select the communication type SC1MD1 (0x03F9A) bp0 :SC1CMD =0	(7) Set the SC1CMD flag of the SC1MD1 register to "0" to select the synchronous serial.		
Select the transfer clock SC1MD1 (0x03F9A) bp2 :SC1MST =0 bp3 :SC1CKM =0 (serial 0,1 and 2)	Set the SC1MST flag of the SC1MD1 register to "0" to select the clock slave (external clock); and, set the SC1CKM flag to "0" to select "the source clock not divided by 8" for serial 0, 1 and 2.		
Control the pin function SC1MD1 (0x03F9A) bp4 :SC1SBOS =0 bp5 :SC1SBIS =1 bp6 :SC1SBTS =1 bp7 :SC1IOM =0	Set the SC1SBIS and SC1SBTS flags of the SC1MD1 register to "1" to set the SBI1 pin to the serial input and the SBT1 pin to the transfer clock input/output. Set the SC1IOM flag "0" to set the serial data input from the SBI1 pin. Set the SC1SBOS flag to "0" to select the port as the SBO1 pin function.		
(8) Set the interrupt level PSW bp6 :MIE =0 SC1TICR (0x03FF8) bp7-6 :SC1LV1-0 =10	(8) Set the MIE flag of the PSW to "0" to prohibit the all maskable interrupt. Set the interrupt level by the SC1LV1 to 0 flags of the serial 1 interrupt control register (SC1TICR).		
(9) Enable the interrupt SC1TICR (0x03FF8) bp1 :SC1TIE =1 PSW bp6 :MIE =1	(9) Set the SC1TIE flag of the SC1TICR register to "1" to enable the interrupt. If any interrupt request flag (SC1TIR of the SC1TICR register) is already set, clear SC1TIR prior to enabling the interrupt. Set the MIE flag of the PSW to "1" to enable the all maskable interrupt.		
(10) Start the serial transmission Dummy data → TXBUF1 (0x03F9F)	(10) Set dummy data to the serial transmission data buffer TXBUF1.		
(11) Transfer to STOP mode CPUM(0x03F00) bp3:STOP =1	(11) Set the STOP flag of the CPUM register to "1" to transfer to the stop mode.		

Setup Procedure	Description	
(12) Start the serial communication Transmission clock → input SBT1A pin Received data → input SBI1A pin	(12) Input the transfer clock to the SBT1 pin and transfer data to the SBI1 pin.	
(13) Recover from the standby mode	(13) The serial1 communication complete interrupt SC1TIRQ is generated at the same time of the 8 th bits data reception, then, CPU is recovered from the stop mode to the normal mode after the oscillation stabilization wait.	

^{*}Each setup (1) to (3) and (6) to (7) can be set at the same time.



The slave reception at STANDBY mode should be used without the start condition to receive data properly.



Serial data is input and output from the SBOn pin in communication with 2 channels by connecting the SBOn pin. The port direction control register PnDIR switches I/O. SCnSBIS of the SCnMD1 register must be set to "1" to select "serial data input". The SBIn pin can be used as a general port.



This serial interface has a emergency reset function. If the communication is needed to be stopped by force, set SCnSBOS and SCnSBIS of the SCnMD1 register to "0".



To set each flag, follow the setup procedure in order as described. All control registers (refer to Table:12.2.1, except TXBUFn, RXBUFn and SCnTRB) must be set prior to activating communication.



The transfer rate must be under 5.0 MHz for setting a transfer clock by the SCnMD3 register.



Insert three NOP instructions right after the instruction of the transition to HALT, STOP mode.

12.4 Duplex UART Serial Interface

12.4.1 Operation

Serial interfaces 0, 1, 2 and 3 can be used for duplex UART communication.



If setting the communication state of this serial interface to "UART", set the mode register (SCnMD1) to the serial interface mode with "H" level of the serial data input pin.



"n" = 0, 1, 2 and 3 for serial interfaces 0, 1, 2 and 3 respectively in section 12.4.1 Operation.

Activation Factor for Communication

Setting data in the transmission data buffer TXBUFn generates a start condition, and transmission will start. Receiving a start condition starts reception. In reception, when the data length of "L" for the start bit is longer than 0.5 bit, a start condition is recognized.

Transmission

When data is set in the transmission data buffer TXBUFn, transmission is automatically started. When the transmission is completed, the serial n transmission complete interrupt SCnTIRQ is generated.

Reception

When a start condition is recognized, reception is started after the transfer bit counter that counts transfer bits is cleared. When reception is completed, the serial n reception complete interrupt SCnRIRQ is generated.

■ Duplex communication

On duplex communication, transmission and reception can be executed independently at the same time. The frame mode and parity bit of the data used on transmission/reception should have the same polarity.

■ Transfer Bit Count Setup

The transfer bit count is automatically set when the frame mode is specified by the SCnFM1 to 0 flags of the SCnMD2 register. If the SCnCMD flag of the SCnMD1 register is set to "1" and UART communication is selected, the setting of the synchronous serial transfer bit count selection flags SCnLNG2 to 0 of the SCnMD0 register is no more valid.

Pin switching

Serial interface n switches pins to A (TXDnA, RXDnA) or B (TXDnB, RXDnB) by the OSLn flag of the SCnSEL register.

■ Data Input Pin Setup

A communication mode can be selected from 2-channel (data output pin (TXDn pin), data input pin (RXDn pin)) mode and 1-channel (data I/O pin TXDn pin) mode. Set the communication mode by the SCnIOM flag of the SC0MD1 register. The RXDn pin can be used only for serial data input. The TXDn pin can be used for serial data input or output. If "data input from the TXDn pin" is selected, the communication mode is 1-channel; so, transmission and reception can be switched by the direction control of the TXDn pin with I/O selection of the port direction control register. At this time, the RXDn pin can be used as a general port since it is not used.

Reception Buffer Empty Flag

When the reception complete interrupt SCnRIRQ is generated, data is automatically stored from the internal shift register to RXBUFn . If data is stored in the shift register RXBUFn, the reception buffer empty flag SCnREMP of the SCnSTR register is set to "1". That indicates that the reception data is waiting to be read.

SCnREMP is cleared to "0" by reading the RXBUFn data.

■ Reception BUSY Flag

When a start condition is recognized, the SCnRBSY flag of the SCnSTR register is set to "1". It is cleared to "0" after the reception complete interrupt SCnRIRQ is generated. If the SCnSBIS flag is set to "0" during reception, the SCnRBSY flag is cleared to "0".

Transmission BUSY Flag

When data is set in TXBUFn, the SCnTBSY flag of the SCnSTR register is set to "1". It is cleared to "0" after the transmission complete interrupt SCnTIRQ is generated. During continuous communication, the SCnTBSY flag is held in set. If the transmission buffer empty flag SCnTEMP is "0" when the transmission complete interrupt SCnTIRQ is generated, the SCnTBSY is cleared to "0". If the SCnSBOS flag is set to "0" during transmission, the SCnTBSY flag is cleared to "0".

Frame Mode and Parity Check Setup

The data format at UART communication is shown below.



Figure:12.4.1 Transmission/Reception Data Format of UART Serial Interface

The transmission/reception data consists of start bit, character bit, parity bit and stop bit. Table:12.4.1 shows the types of data that can be set.

Table:12.4.1 UART Serial Interface Transmission/Reception Data

Start bit	1 bit
Character bit	7,8 bits
Parity bit	fixed at 0, fixed at 1, odd, even, none
Stop bit	1,2 bits

The frame mode is set by the SCnFM1 to 0 flags of the SCnMD2 register. Table:12.4.2 shows the types of frame mode that can be set. If the SCnCMD flag of the SCnMD1 register is set to "1" and UART communication is selected, the transfer bit counts of the SCnLNG2 to 0 flags of the SCnMD0 register are no more valid.

Table:12.4.2 UART Serial Interface Frame Mode

SCnMD2 register		Frame mode
SCnFM1	SCnFM0	
0	0	Character bit 7 bits + Stop bit 1 bit
0	1	Character bit 7 bits + Stop bit 2 bits
1	0	Character bit 8 bits + Stop bit 1 bit
1	1	Character bit 8 bits + Stop bit 2 bits

The parity bit is for detecting wrong bits of transmission/reception data. Table: 12.4.3 shows the types of the parity bit. The parity bit is set by the SCnNPE and SCnPM1 to 0 flags of the SCnMD2 register.

Table:12.4.3 Parity Bit of UART Serial Interface

SCnMD2			Parity bit	Setup
SCnNPE	SCnPM1	SCnPM0		
0	0	0	Fixed at 0	Set parity bit to "0"
0	0	1	Fixed at 1	Set parity bit to "1"
0	1	0	Odd parity	Control the total of "1" of parity bit and character bit to be odd
0	1	1	Even parity	Control the total of "1" of parity bit and character bit to be even
1	-	-	None	Do not add parity bit

■ Break Status Transmission Control Setup

The SCnBRKE flag of the SCnMD2 register generates the break status. If SCnBRKE is set to "1" to select the break transmission, all bits from start bits to stop bits transfer "0".

■ Reception Error

At reception, there are 3 types of errors; an overrun error, a parity error and a framing error. The reception error can be determined by checking the SCnORE, SCnPEK and SCnFEF flags of the SCnSTR register. If one of these flags has an error, the SCnERE flag of the SCnSTR register is set to "1". The SCnPEK and SCnFEF flags of the reception error flags are renewed at generation of the reception complete interrupt SCnRIRQ. The SCnORE flag is cleared simultaneously when the next communication complete interrupt SCnRIRQ is generated after the RXBUFn data is read. The the reception error determination should be operated before the next communication is completed. Those error flags have no effects on communication operation. Table:12.4.4 shows reception error factors of reception errors.

Table:12.4.4 Reception Error Factors of UART Serial Interface

Flag	Reception error			
SCnORE	Overrun error	Next data is rece	Next data is received before reading the reception buffer	
SCnPEK	Parity error	At fixed to 0	when parity bit is "1"	
		At fixed to 1	When parity bit is "0"	
		Odd parity	When the total of "1" of parity bit and character bit is even	
		Even parity	When the total of "1" of parity bit and character bit is odd	
SCnFEF	Framing error	Stop bit is not de	Stop bit is not detected	

■ Determination of Break Status Reception

Reception at break status can be determined by the SCnBRKF flag. If all received data from the start bit and the stop bit are "0", the SCnBRKF flag of the SCnMD2 register is set and determines that the break status is generated. The SCnBRKF flag is set at the reception complete interrupt SCnRIRQ generation.

Continuous Transmission

This serial interface has a continuous transfer function. If data is set in the transmission data buffer TXBUFn during transmission, the transmission buffer empty flag SCnTEMP is set and continue transmission is operated automatically. Any communication blanks are generated. Set the next data to TXBUFn before the transmission complete interrupt SCnTIRQ is generated since data is setup to transmission shift register.

Clock Setup

A transfer clock is not necessary at UART communication, but the clock setup is necessary for determining the data transmission/reception timing within the serial interface. Select the timer used as a baud rate timer by the SCnMD3 register.



The SCnSBIS and SCnSBOS flags of the SCnMD1 should be set to "0" before switching the clock setting.

■ Receive Bit Count and First Transfer Bit

In reception, when transfer bit counts = 7 bits, the data storing method for the reception data buffer RXBUFn differs depending on the first transfer bit specification. At MSB first, data are stored in the upper bits of RXBUFn. When transfer bit counts = 7 bits, as shown on Figure:12.4.2, data "A" to "G" are stored in bp7 to bp1 of RXBUFn. At LSB first, data are stored in the lower bits of RXBUFn. When transfer bit counts = 7 bits, as shown on Figure:12.4.3, data "A" to "G" are stored in bp0 to bp6 of RXBUFn.




Figure:12.4.2 Receive Bit Count and First Transfer Bit (At MSB First)



Figure:12.4.3 Receive Bit Count and First Transfer Bit (At LSB First)

■ Transfer Speed Setup

The transfer speed can be set using a baud rate timer. The setup example for the transfer speed is shown below.

Table:12.4.5 UART Serial Interface Transfer Speed

	Setup	Register	Page
Serials 0-3	Serial 0 to 3 clock source (timers 0-4 and A outputs)	SC0MD3	XII-28
		SC1MD3	XII-28
		SC2MD3	XII-28
		SC3MD3	XII-28
	Timer 0 clock sourcer	TM0MD	V-16
	Timer 1 clock sourcer	TM1MD	V-17
	Timer 2 clock source	TM2MD	V-18
	Timer 3 clock source	TM3MD	V-19
	Timer 4 clock source	TM4MD	V-20
	Timer A clock source	TMAMD	VI-6
	Timer 0 compare register	TM0OC	V-13
	Timer 1 compare register	TM1OC	V-13
	Timer 2 compare register	TM2OC	V-13
	Timer 3 compare register	тмзос	V-13
	Timer 4 compare register	TM4OC	V-14
	Timer A compare register	TMAOC	VI-5

Timer compare register is set as follows;

overflow cycle = (set value of compare register + 1) × timer clock cycle

baud rate = $1 / (overflow cycle \times 2 \times 8)("8" is divide-by-8 clock source)$

therefore,

set value of compare register = timer clock frequency/(baud rate \times 2 \times 8) - 1

For example, when setting the baud rate to 300 bps at clock source fs/4 (fpll = 8 MHz, fs = fpll/2), the set value should be as follows:

set value of compare register = $(8 \times 10^6/2/4)/(300 \times 2 \times 8) - 1$ = 207

=0xCF

The following pages show the timer clock source at the standard transfer rate and the set value of the compare register when fs=fpll/2.



Transfer rate should be selected under 300 kbps.

						Transfer s	peed (bit/s)				
fpll	011	3	000	9	060	12	200	24	400	48	00
(MHz)	Clock source (timer)	Set value	Caluculated value	Set value	Caluculated value	Set value	Caluculated value	Set value	Caluculated value	Set value	Caluculate value
4.00	fpll	-	-	-	-	207	1202	103	2404	51	4808
	fpII/4	207	300	64	962	51	1202	25	2404	12	4808
	fpll/16	51	300	-	-	12	1202	-	-	-	-
	fpII/32	25	300	-	-	-	-	-	-	-	-
	fpII/64	12	300	-	-	-	-	-	-	-	-
	fs/2	207	300	64	962	51	1202	25	2404	12	4808
	fs/4	104	297	-	-	25	1202	12	2404	•	-
4.19	fpll	-	-	-	-	217	1201	108	2403	54	4761
	fpII/4	217	300	67	963	-	-	-	-	-	-
	fpll/16	-	-	16	963	-	-	6	2338	-	-
	fpll/32	-	-	-	-	-	-	•	-	•	-
	fpll/64	-	-	-	-	-	-	-	-	-	-
	fs/2	217	300	67	963	-	-	-	-	-	-
	fs/4	108	300	33	963	-	-	13	2338	-	-
8.00	fpll	-	-	-	-	-	-	207	2404	103	4808
	fpII/4	-	-	129	962	103	1202	51	2404	25	4808
	fpll/16	103	300	-	-	25	1202	12	2404	-	-
	fpll/32	51	300	-	-	12	1202	•	-	•	-
	fpll/64	25	300	-	-	-	-	-	-	-	-
	fs/2	-	-	129	962	103	1202	51	2404	25	4808
	fs/4	207	300	64	962	51	1202	25	2404	12	4808
8.38	fpll	-	-	-	-	-	-	217	2403	108	4805
	fpII/4	-	-	135	963	108	1201	-	-	-	-
	fpll/16	108	300	33	963	-	-	13	2338	-	-
	fpll/32	-	-	16	963	-	-	6	2338	-	-
	fpll/64	-	-	-	-	-	-	-	-	-	-
	fs/2	-	-	135	963	108	1201	-	-	-	-
	fs/4	217	300	67	963	-	-	-	-	-	-
12.00	fpll	-	-	-	-	-	-	-	-	155	4808
	fpII/4	-	-	194	962	155	1202	77	2404	38	4808
	fpll/16	155	300	-	-	38	1202	-	-	-	-
	fpII/32	77	300	-	-	-	-	-	-	-	-
	fpll/64	38	300	-	-	-	-	-	-	-	-
	fs/2	-	-	194	962	155	1202	77	2404	38	4808
	fs/4	-	-	-	-	77	1202	38	2404	-	-
16.00	fpll	-	-	-	-	-	-	-	-	207	4808
	fpII/4	-	-	-	-	207	1202	103	2404	51	4808
	fpll/16	207	300	64	962	51	1202	25	2404	12	4808
	fpII/32	103	300	-	-	25	1202	12	2404	-	-
	fpII/64	51	300	-	-	12	1202	-	-	-	-
	fs/2	-	-	-	-	207	1202	103	2404	51	4808
	fs/4	-	-	129	962	103	1202	51	2404	25	4808
20.00	fpll	-	-	-	-	-	-	-	-	-	-
	fpII/4	-	-	-	-	-	-	129	2404	64	4808
	fpll/16	-	-	-	-	64	1202	-	-	-	-
	fpII/32	129	300	-	-	-	-	-	-	-	-
	fpll/64	64	300	-	-	-	-	-	-	-	-
	fs/2	-	-	-	-	-	-	129	2404	64	4808
	fs/4	-	-	162	959	129	1202	64	2404	-	_

Figure:12.4.4 Setup Value of UART Serial Interface Transfer Speed (decimal) when setting devide-by-8 clock source

					Т	ransfer spe	ed (bit/s)				
fpll	Clock source	96	00	192	200	288	300	312	250	384	400
(MHz)	(timer)	Set value	Caluculated value	Set value	Caluculated value	Set value	Caluculated value	Set value	Caluculated value	Set value	Caluculated value
4.00	fpll	25	9615	12	19231	-	-	7	31250	-	-
	fpII/4	-	-	-	-	-	-	1	31250	-	-
	fpII/16	-	-	-	-	-	-	-	-	-	-
	fpII/32	-	-	-	-	-	-	-	-	-	-
	fpII/64	-	-	-	-	-	-	-	-	-	-
	fs/2	-	-	-	-	-	-	1	31250	-	-
	fs/4	-	-	-	-	-	-	-	-	-	-
4.19	fpll	26	9699	-	-	-	-	-	-		-
	fpII/4	-	-	-	-	-	-	-	-	-	-
	fpII/16	-	-	-	-	-	-	-	-	-	-
	fpII/32	-	-	-	-	-	-	-	-	-	-
	fpII/64	-	-	-	-	-	-	-	-	-	-
	fs/2	-	-	-	-	-	-	-	-	-	-
	fs/4	-	-	-	-	-	-	-	-	-	-
8.00	fpll	51	9615	25	19231	-	-	15	31250	12	38462
	fpII/4	12	9615	-	-	-	-	3	31250	-	-
	fpll/16	-	-	-	-	-	-	-	-	-	-
	fpll/32	-	-	-	-	-	-	-	-	-	-
	fpll/64	-	-	-	-	-	-	-	-	-	-
	fs/2	12	9615	-	-	-	-	3	31250	-	-
	fs/4	-	-	-	-	-	-	1	31250	-	-
8.38	fpll	54	9523	26	19398	-	-	-	-	-	-
	fpII/4	-	-	-	-	-	-	-	-	-	-
	fpll/16	-	-	-	-	-	-	-	-	-	-
	fpll/32	-	-	-	-	-	-	-	-	-	-
	fpll/64	-	-	-	-	-	-	-	-	-	-
	fs/2	-	-	-	-	-	-	-	-	-	-
	fs/4	-	-	-	-	-	-	-	-	-	-
12.00	fpll	77	9615	38	19231	25	28846	23	31250	-	-
	fpII/4	_	-	-	-	-	-	5	31250	-	_
	fpll/16	-	-	-	-	-	-	-	-	-	-
	fpll/32	_	-	_	-	-	-	-	-	_	_
	fpll/64	-	-	-	-	-	-	-	-	-	-
	fs/2	_	-	-	-	-	-	5	31250	-	_
	fs/4	-	-	-	-	-	-	2	31250	-	-
16.00	fpll	103	9615	51	19231	-	-	31	31250	25	38462
. 0.00	fpII/4	25	9615	12	19231	-	-	7	31250	-	-
	fpll/16	-	-	-	-	-	-	-	-	-	-
	fpll/32	-	-	-	-	-	-	-	-	-	-
	fpll/64	-	-	-	-	-	-	-	-	-	-
	fs/2	25	9615	-	-	-	-	7	31250	-	-
	fs/4	12	9615	-	-	-	-	2	31250	-	-
20.00	fpll	129	9615	64	19231	-	-	39	31250	-	_
_0.00	fpII/4	-	-	-	-	-	-	9	31250	-	-
	fpll/16	-	-	-	-	-	-	-	-	-	-
	fpll/32	-	-	-	-	-	-	-	-	-	-
	fpll/64	-	-	-	-	-	-	-	-	-	-
	fs/2	-	_	-	_	_	-	9	31250	-	-
	fs/4	-	-	_		_		4	31250	_	_

Figure:12.4.5 Setup Value of UART Serial Interface Transfer Speed (decimal) when setting devide-by-8 clock source

						Transfer s	peed (bit/s)				
£. II	Clock	30	00	9	60	12	200	24	100	48	00
fpll (MHz)	Clock source (timer)	Set value	Caluculated value	Set value	Caluculated value	Set value	Caluculated value	Set value	Caluculated value	Set value	Caluculated value
4.00	fpll	-	-	129	962	103	1202	51	2404	25	4808
	fpII/4	104	297	-	-	25	1202	12	2404	-	-
	fpll/16	25	300	-	-	-	-	-	-	-	-
	fpII/32	12	300	-	-	-	-	-	-	-	-
	fpII/64	-	-	-	-	-	-	-	-	-	-
	fs/2	103	300	-	-	25	1202	12	2404	-	-
	fs/4	51	297	-	-	12	1202	-	-	-	-
	fs/8	25	300	-	-	-	-	-	-	-	-
4.19	fpll	-	-	135	963	108	1201	-	-	-	-
	fpII/4	109	297	33	963	-	-	-	-	-	-
	fpll/16	26	303	-	-	-	-	-	-	-	-
	fpll/32	-	-	-	-	-	-	-	-	-	-
	fpll/64	- 400	- 007	-	-	-	-	-	-	-	-
	fs/2	109	297	33	963	-	-	-	-	-	-
	fs/4 fs/8	54 26	297 303	16	963	-	-	6	2338	-	-
8.00	fpll	-	-	-	-	-	-	103	2404	51	4808
0.00	fpll/4	208	300	64	962	51	1202	25	2404	12	4808
	fpll/16	51	300	-	-	12	1202	-	-	-	-
	fpll/32	25	300	_	_	-	a	-	-	-	-
	fpll/64	12	300	-	-	-	-	-	-	-	-
	fs/2	208	300	64	962	51	1202	25	2404	12	4808
	fs/4	103	300	-	-	25	1202	12	2404	-	-
	fs/8	51	300	-	-	12	1202	-	-	-	-
8.38	fpll	-	-	_	-	217	1202	108	2403	-	-
0.00	fpII/4	218	300	67	963	-	-	27	2338	-	-
	fpll/16	55	297	16	963	-	-	6	2338	-	-
	fpll/32	27	303	-	-	-	-	-	-	-	-
	fpll/64	-	-	-	-	-	-	-	-	-	-
	fs/2	-	-	67	963	-	-	27	2338	-	-
	fs/4	109	300	33	963	-	-	13	2338	-	-
	fs/8	55	297	16	963	-	-	6	2338	-	-
12.00	fpll	-	-	-	-	-	-	155	2404	77	4808
	fpII/4	-	-	-	-	77	1202	38	2404	-	-
	fpII/16	77	300	-	-	-	-	-	-	-	-
	fpII/32	38	300	-	-	-	-	-	-	-	-
	fpll/64	-	-	-	-	-	-	-	-	-	-
	fs/2	-	-	-	-	77	1202	38	2404	-	-
	fs/4	154	302	-	-	38	1202	-	-	-	-
	fs/8	77	300	-	-	-	-	-	-	-	-
16.00	fpll	-	-	-	-	-	-	207	2404	103	4808
	fpII/4	100	-	-	-	103	1202	51	2404	25	4808
	fpll/16	103	300	-	-	25	1202	12	2404	-	-
	fpll/32 fpll/64	51 25	300 300	-	-	12	1202	-	-	-	-
	fs/2	-	-	-	-	103					
	fs/4	208	300	64	962	51	1202 1202	51 25	2404 2404	25 12	4808 4808
	fs/8	103	300	-	- 902	25	1202	12	2404	-	-
00.00											
20.00	fpll/4	-	-	160	- 050	120	1201	- 64	2402	-	-
	fpII/4	- 120	200	162	959	129	1201	64	2403	-	-
	fpII/16	129	300	-	-	-	-	-	-	-	-
	fpII/32	64	300	-	-	-	-	-	-	-	-
	fpll/64 fs/2	-	-	162	959	129	1201	64	2403	-	-
	fs/4	129	300	162 80	965	64	1201	- 64	- 2403	-	-
	fs/8	129	300	-	900	-	-	-	-	-	-

Figure:12.4.6 Setup Value of UART Serial Interface Transfer Speed (decimal) when setting devide-by-16 clock source

						Transfer s	peed (bit/s)				
fpll	Clock source	96	00	19:	200	288		31:	250	384	100
(MHz)	(timer)	Set value	Caluculated value		0 1 1 1	Set value	Caluculated value		Caluculated value	Set value	
4.00	fpll	12	9615	-	-	-	-	3	31250	-	-
	fpII/4	-	-	-	-	-	-	-	-	-	-
	fpll/16	-	-	-	-	-	-	-	-	-	-
	fpll/32	-	-	-	-	-	-	-	-	-	-
	fpll/64	-	-	-	-	-	-	-	-	-	-
	fs/2	-	-	-	-	-	-	-	-	-	-
	fs/4	-	-	-	-	-	-	-	-	-	-
	fs/8	-	-	-	-	-	-	-	-	-	-
4.19	fpll	-	-	-	-	-	-	-	-	-	-
	fpII/4	-	-	-	-	-	-	-	-	-	-
	fpll/16	-	-	-	-	-	-	-	-	-	-
	fpll/32	-	-	-	-	-	-	-	-	-	-
	fpll/64	-	-	-	-	-	-	-	-	-	-
	fs/2	-	-	-	-	-	-	-	-	-	-
	fs/4	-	-	-	-	-	-	-	-	-	-
	fs/8	-	-	-	-	-	-	-	-	-	-
8.00	fpll	25	9615	12	19231	-	-	7	31250	-	-
0.00	fpII/4	-	-	-	-	-	-	1	31250	-	-
	fpll/16	-	-	_	-	-	-	-	-	-	-
	fpII/32	-	-	_	-	-	-	-	-	-	-
	fpll/64	_	-	_	-	-	_	_	-	_	_
	fs/2	-	-	-	-	-	-	1	31250	-	-
	fs/4	_	_	_	-	-	-	-	-	-	_
	fs/8	-	-	-	-	-	-	-	-	-	-
0.00	fpll	26	9699	-	-	-	-	-	-	-	-
8.38	fpll/4	-	- 9099		-	-	-	-	-	-	
		-									-
	fpll/16		-	-	-	-	-	-	-	-	-
	fpll/32	-	-	-	-	-	-	-	-	-	-
	fpII/64	-	-	-	-	-	-	-	-	-	-
	fs/2	-	-	-	-	-	-	-	-	-	-
	fs/4	-	-	-	-	-	-	-	-	-	-
10.00	fs/8	-	- 0045	-	-	-	- 00047	-	- 04054	-	-
12.00	fpll	38	9615	-	-	12	28847	11	31251	-	-
	fpII/4	-	-	-	-	-	-	2	31251	-	-
	fpll/16	-	-	-	-	-	-	-	-	-	-
	fpll/32	-	-	-	-	-	-	-	-	-	-
	fpll/64	-	-	-	-	-	-	-	-	-	-
	fs/2	-	-	-	-	-	-	2	31250	-	-
	fs/4	-	-	-	-	-	-	-	-	-	-
	fs/8	-	- 0045	-	-	-	-	-	-	-	-
16.00	fpll	51	9615	25	19231	-	-	11	31250	12	38462
	fpII/4	12	9615	-	-	-	-	3	31250	-	-
	fpll/16	-	-	-	-	-	-	-	-	-	-
	fpII/32	-	-	-	-	-	-	-	-	-	-
	fpll/64	-	-	-	-	-	-	-	-	-	-
	fs/2	12	9615	-	-	-	-	3	31250	-	-
	fs/4	-	-	-	-	-	-	1	31250	-	-
	fs/8	-	-	-	-	-	-	-	-	-	-
20.00	fpll	64	9615	-	-	-	-	19	31250	-	-
	fpII/4	-	-	-	-	-	-	4	31250	-	-
	fpII/16	-	-	-	-	-	-	-	-	-	-
	fpII/32	-	-	-	-	-	-	-	-	-	-
	fpII/64	-	-	-	-	-	-	-	-	-	-
	fs/2	-	-	-	-	-	-	4	31250	-	-
	fs/4	-	-	-	-	-	-	-	-	-	-
	fs/8	-	-	-	-	-	-	-	-	-	-

Figure:12.4.7 Setup Value of UART Serial Interface Transfer Speed (decimal) when setting devide-by-16 clock source

The items shown below are the same as clock synchronous serial. Refer to the following pages.

■ First Transfer Bit Setup

Refer to: XII-43

■ Transmission Data Buffer

Refer to: XII-43

■ Reception Data Buffer

Refer to: XII-44

■ Transmit Bit Count and First Transfer Bit

Refer to: XII-44

■ Transmission Buffer Empty Flag

Refer to: XII-48

■ Emergency Reset

Refer to: XII-49

12.4.2 Timing

■ Transmission Timing




Figure:12.4.8 Transmission Timing (Parity Bit is Enabled)




Figure:12.4.9 Transmission Timing (Parity Bit is Disabled)

■ Reception Timing




Figure:12.4.10 Reception Timing (Parity Bit is Enabled)




Figure:12.4.11 Reception Timing (Parity Bit is Disabled)

12.4.3 Pin Setup

■ UART Serial Interface 0 Pin Setup

						Pin s	etup (flag set	up)		
				SC0SEL	PnDIR	PnODC	PnPLUD		SC0MD1	
				register	register	register	register		register	
				Serial 0 I/O	I/O mode	Nch	Pull-up/pull-	Serial data	Serial input	SBO0
				pin switch-	selection	open-drain	down resis-	input	control	(TXD0)
				ing		output	tor selection	selection	selection	pin function
						selection				selection
Port	Channel	Type	Pin			Aribitary	Aribitary			
		,,				setting	setting			
				0:P50-P51	0: input	0: push/pull	0: not	0: data	0:"1" input	0: port
					mode		added	input from		
								RXD0		
				1:P43-P44	1: output	1:Nch	1: added	1: data	1: serial	1: serial
					mode	open-drain			input	data output
					5.5.5		5 5: : : 5	TXD0	0000010	0000000
				OSL0	PnDIRm	PnODCm	PnPLUDm	SC0IOM	SC0SBIS	SC0SBOS
		Transmission	P50/TXD0A	0	P5DIR0:1	P5ODC0	P5PLUD0	0	0	1
		only	-		-	-	-			
	2	Reception	-	0	-	-	-	0	1	0
	channels	,	P51/RXD0A		P5DIR1:0	-	-			
P5		Transmission		0	P5DIR0:1	P5ODC0	P5PLUD0	0	1	1
		/reception	P51/RXD0A		P5DIR1:0	-	-			
		Transmission	P50/TXD0A	0	P5DIR0:1	P5ODC0	P5PLUD0	0	0	1
	1		- DE0/EV/DOA		-	-	-			
	channel	Reception	P50/TXD0A	0	P5DIR0:1	P5ODC0	P5PLUD0	1	1	0
		T	- D40/TVD0D		- D4DID0:4	-	-			
		Transmission only	P43/ I XDUB	1	P4DIR3:1	P4ODC3	P4PLUD3	0	0	1
	2		-		-	-	-			
	∠ channels	Reception only	- P44/RXD0B	1	P4DIR4:0	-	-	0	1	0
	GIAIIIEIS	Transmission			P4DIR4:0	P4ODC3	P4PLUD3			
P4			P44/RXD0B	1	P4DIR3:1	P40003	F4PLUD3	0	1	1
		лесерион	P43/TXD0B		P4DIR4:0	P4ODC3	P4PLUD3			
	1	Transmission	- 43/1ADUD	1	-4DIK3:1	-40003	F4PLUU3	1	0	1
	channel		P43/TXD0B		P4DIR3:1	P4ODC3	P4PLUD3			
	Criatinei	Reception	- 43/1ADUD	1	-4DIK3:1	-40003	F4PLUU3	1	1	0
			-	1		_	-		1	

■ UART Serial Interface 1 Pin Setup

						Pin s	etup (flag set	(aut		
				SC1SEL	PnDIR	PnODC	PnPLUD		SC1MD1	
				register	register	register	register		register	
					I/O mode	Nch	Pull-up/pull-	Serial data		SBO1
				pin switch-	selection	-	down resis-		control	(TXD1)
				ing		output	tor selection		selection	pin function
						selection				selection
Port	Channel	Type	Pin			Aribitary	Aribitary			
		. 7				setting	setting			
				0:P00-P01	0: input	0: push/pull	0: not	0: data	0:"1" input	0: port
					mode		added	input from		
								RXD1		
				1:P75-P76	1: output	1:Nch	1: added	1: data	1: serial	1: serial
					mode	open-drain		input from TXD1	input	data output
				OSL1	PnDIRm	PnODCm	PnPLUDm	SC1IOM	SC1SBIS	SC1SBOS
		Transmission	P01/TXD1A	_	P0DIR1:1	P0ODC1	P0PLUD1	_	_	4
		only	-	0	-	-	-	0	0	1
	2	Reception	-	0	-	-	-	0	4	0
	channels	only	P00/RXD1A	0	P0DIR0:0	-	-	0	1	0
P0		Transmission	P01/TXD1A	0	P0DIR1:1	P0ODC1	P0PLUD1	0	4	4
PU		/reception	P00/RXD1A	0	P0DIR0:0	-	-	0	1	1
		Transmission	P01/TXD1A	- 0	P0DIR1:1	P0ODC1	P0PLUD1	0	0	1
	1	1141151111551011	-	U	-	-	-	U	U	l
	channel	Reception	P01/TXD1A	0	P0DIR1:1	P0ODC1	P0PLUD1	1	1	0
		•	-	U	-	-	-	I	Į	U
		Transmission	P75/TXD1B	1	P7DIR5:1	P7ODC5	P7PLUD5	0	0	1
		only	-	'	-	-	-	U	U	'
	2	Reception	-	1	-	-	-	0	1	0
	channels	,	P76/RXD1B		P7DIR6:0	-	-	Ů	'	Ů
P7		Transmission		1	P7DIR5:1	P7ODC5	P7PLUD5	0	1	1 1
' '		/reception	P76/RXD1B		P7DIR6:0	-	-		,	
		Transmission	P75/TXD1B	1	P7DIR5:1	P7ODC5	P7PLUD5	1	0	1
	. 1		-		-	-	-		Ĭ	
	channel	Reception	P75/TXD1B	1	P7DIR5:1	P7ODC5	P7PLUD5	1	1	0
			-		-	-	-	•	•	-

■ UART Serial Interface 2 Pin Setup

						Pin e	etup (flag set	tun)		
				SC2SEL	PnDIR	PnODC	PnPLUD	lup)	SC2MD1	
				register	register	register	register		register	
					I/O mode	Nch	Pull-up/pull-	Sorial data		SBO2
				pin switch-	selection	open-drain	down resis-		control	(TXD2)
				ing	Selection	output	tor selection		selection	pin function
				mig		selection	tor selection	3616611011	Selection	selection
						3616611011				Selection
Port	Channel	Type	Pin			Aribitary	Aribitary			
	0110111101	.,,,,				setting	setting			
				0:P70-P71	0: input	0: push/pul	•	0: data	0:"1" input	0: port
					mode		added	input from		
								RXD2		
				1:P30-P31	1: output	1:Nch	1: added	1: data	1: serial	1: serial
					mode	open-drain		input from	input	data output
								TXD2		
				OSL2	PnDIRm	PnODCm	PnPLUDm	SC2IOM	SC2SBIS	SC2SBOS
		Transmission	P70/TXD2A	0	P7DIR0:1	P7ODC0	P7PLUD0	0	0	1
		only	-	Ů	-	-	-	U	Ů	
	2	Reception	-	0	-	-	-	0	1	0
	channels	- ,	P71/RXD2A	U	P7DIR1:0	-	-	U		U
P7		Transmission	P70/TXD2A	0	P7DIR0:1	P7ODC0	P7PLUD0	0	1	1
''		/reception	P71/RXD2A	U	P7DIR1:0	-	-	U	'	!
		Transmission	P70/TXD2A	0	P7DIR0:1	P7ODC0	P7PLUD0	0	0	1
	1	Transmission	-	U	-	-	-	U	U	
	channel	Reception	P70/TXD2A	0	P7DIR0:1	P7ODC0	P7PLUD0	1	1	0
		•		U	-	-	-	I	1	U
		Transmission	P30/TXD2B	1	P3DIR0:1	P3ODC0	P3PLUD0	0	0	1
		only	-	'	-	-	-		U	Į.
	2	Reception	-	4	-	-	-	0	4	0
	channels	only	P31/RXD2B	1	P3DIR1:0	-	-	0	1	U
P3		Transmission	P30/TXD2B	4	P3DIR0:1	P3ODC0	P3PLUD0	0	4	1
13		/reception	P31/RXD2B	1	P3DIR1:0	-	-	0	1	1
		Transmississ	P30/TXD2B	4	P3DIR0:1	P3ODC0	P3PLUD0	4	0	1
	1	Transmission	-	1	-	-	-	1	0	1
	channel	Danasia	P30/TXD2B	,	P3DIR0:1	P3ODC0	P3PLUD0			
		Reception	-	1	-	-	-	1	1	0
					1		L		L	

■ UART Serial Interface 3 Pin Setup

						Pin s	etup (flag set	tun)		1
				SC3SEL	PnDIR	PnODC	PnPLUD	 	SC3MD1	
				register	register	register	register		register	
					I/O mode	Nch	Pull-up/pull-	Serial data		SBO3
				pin switch-	selection		down resis-		control	(TXD3)
				ing	00.00	output	tor selection		selection	pin function
				9		selection				selection
Port	Channel	Type	Pin			Aribitary	Aribitary			
						setting	setting			
				0:P04-P05	0: input	0: push/pull	0: not	0: data	0:"1" input	0: port
					mode		added	input from		
								RXD3		
				1:P40-P41	1: output	1:Nch	1: added	1: data	1: serial	1: serial
					mode	open-drain		input from	input	data output
				OSL3	PnDIRm	PnODCm	PnPLUDm	TXD3 SC3IOM	SC3SBIS	SC3SBOS
		Transmission	DO4/TVD2A	USL3	PODIR4:1	POODC4	POPLUDA	SCSION	SC3SBIS	SC3SBUS
			P04/TXD3A	0	PUDIR4:1			0	0	1
	2	only	-		-	-	-			
		Reception	P05/RXD3A	0	P0DIR5:0	-	-	0	1	0
	channels	- ,					- DODILIDA			
P0		Transmission		0	P0DIR4:1	P0ODC4	P0PLUD4	0	1	1
		/reception	P05/RXD3A		P0DIR5:0	_	- DODILIDA			
		Transmission	P04/TXD3A	0	P0DIR4:1	P0ODC4	P0PLUD4	0	0	1
	1		- D04/TV/D04	-	_		-			
	channel	Reception	P04/TXD3A	0	P0DIR4:1	P0ODC4	P0PLUD4	1	1	0
			- D40/TV/D0D	-	-	-	-			
		Transmission	P40/TXD3B	1	P4DIR0:1	P4ODC0	P4PLUD0	0	0	1
		only	-	-	-	-	-			
	2	Reception	-	1	-	-	-	0	1	0
	channels	- ,	P41/RXD3B		P4DIR1:0	-	-			
P4		Transmission		1	P4DIR0:1	P4ODC0	P4PLUD0	0	1	1
		/reception	P41/RXD3B		P4DIR1:0	-	-			
	7	Transmission	P40/TXD3B	1	P4DIR0:1	P4ODC0	P4PLUD0	1	0	1
	. 1		-		-	-	-			
	channel	Reception	P40/TXD3B	1	P4DIR0:1	P4ODC0	P4PLUD0	1	1	0
			-		-	-	-			

12.4.4 Setup Example

■ Transmission/Reception Setup

The setup example at UART transmission/reception using serial 1 is shown below. Table:12.4.6 shows the conditions at transmission/reception. The basic procedures are the same in serials 0, 2 and 3. Pin settings (3) and (4) differ in each serial.

Table:12.4.6 UART Interface Transmission Reception Setup Condition

Setup item	Set to
Serial data input selection	RXD1A
Frame mode specification	8 bits + 2 stop bits
First transfer bit	MSB
Clock source	Timer A
TXD1/RXD1 pin style	Nch open-drain
Pull-up resistor of TXD1 pin	Added
Parity bit add/check	"0" added/checked
Serial 1 transmission complete	Enabled
interrupt	
Serial 1 reception complete interrupt	Enabled

An example setup procedure, with a description of each step is shown below

Setup Procedure	Description
(1) Select the clock source SC1SEL (0x03FA0) bp2-0 :SC1SEL2-0 =111 SC1MD3 (0x03FA0) bp2-0 :SC1PSC2-0 =111	(1) Set the SC1SEL2-0 flags of the SC1SEL register and the SC1PSC2-0 flags of the SC1MD3 register to "111" to select timer A output as a clock source.
(2) Control the pin style [set the pin corresponding to each serial] P0ODC (0x03EF0) bp1-0 :P0ODC1-0 =11 P0PLUD (0x03F40) bp0 :P0PLUD0 =1	(2) Set the P0ODC1-0 flags of the P0ODC register to "11" to select Nch open-drain as styles of the TXD0 pin and the RXD0 pin. Set the P0PLUD0 flag of the P0PLUD register to "1" to enable the pull-up resistor. (set the pin corresponding to each serial.)
(3) Control the pin direction [set the pin corresponding to each serial] P0DIR(0x03F30) bp1-0 :P0DIR1-0 =01	(3) Set the P0DIR1-0 flags of the port 0 direction control register (P0DIR) to "01" to set P00 to output mode and P01 to input mode (set the pin corresponding to each serial.).
(4) Set the SC1MD0 register Select the start condition SC1MD0 (0x03F99) bp3 :SC1STE =1	(4) Set the SC1STE flag of the SC1MD0 register to "1" to enable start condition.
Select the transfer first bit SC1MD0 (0x03F99) bp4 :SC1DIR =0	Set the SC1DIR flag of the SC1MD0 register to "0" to select MSB as the transfer first bit.

Setup Procedure	Description
(5) Set the SC1MD2 register Control the output data SC1MD2 (0x03F9B) bp0 :SC1BRKE =0	(5) Set the SC1BRKE flag of the SC1MD2 register to "0" to select serial data transmission.
Select the added parity bit SC1MD2 (0x03F9B) bp3 :SC1NPE =0 bp5-4 :SC1PM1-0 =00	Set the SC1PM1 to 0 flags of the SC1MD2 register to "00" to select 0 parity, and set the SC1NPE flag to "0" to enable add parity bit.
Specify the frame mode SC1MD2 (0x03F9B) bp7-6 :SC1FM1-0 =11	Set the SC1FM1 to 0 flags of the SC1MD2 register to "11" to select 8 bits + 2 stop bits at the frame mode.
(6) Set the SC1MD1 register Select the communication type SC1MD1 (0x03F9A) bp0 :SC1CMD =1	(6) Set the SC1CMD flag of the SC1MD1 register to "1" to select the duplex UART.
Select the clock dividing SC1MD1 (0x03F9A) bp3 :SC1CKM =1 bp2 :SC1MST =1	Set the SC1CKM flag of the SC1MD1 register to "1" to select "divided by 8" at source clock. The SC1MST flag should be always set to "1" to select a clock master.
Control the pin function SC1MD1 (0x03F9A) bp4 :SC1SBOS =1 bp5 :SC1SBIS =1 bp7 :SC1IOM =0	Set the SC1SBOS and SC1SBIS flags of the SC1MD1 register to "1" to set the TXD0 pin to serial data output and the RXD1 pin to serial data input.
(7) Set the baud rate timer	(7) Set the baud rate by the TMAMD register and the TMAOC register. Set the TMAEN flag to "1" to operate timer A. [Chapter VI 6.4 Serial Transfer Clock Output]
(8) Enable the interrupt PSW bp6:MIE =0 IRQEPEN(0x03F4E) bp1:IRQEPEN1 =1 PERIICR(0x03FFE) bp1:PERIIE =1 SC1TICR (0x03FF8) bp1:SC1TIE =1 PSW bp6:MIE =1	(8) Set the MIE flag of the PSW to "0" to prohibit the all maskable interrupt. Set the IRQEPEN1 flag of IRQEPEN register to "1" to enable the serial 1 URAT reception interrupt. Set the PERIIE flag of the PERIICR register to "1", and the SC1TIE flag of the SC1TICR register to "1" to enable the interrupt request. If any the interrupt request is already set, clear the request flag. Set the MIE flag of the PSW to "1" to enable the all maskable interrupt.
(9) Start the serial transmission The transmission → TXBUF1 (0x03F9F) The reception data → input to the RXD1A pin	(9) Transmission is started by setting transmission data to the serial transmission data buffer (TXBUF1). When the transmission is finished, the serial 1 transmission complete interrupt (SC1TIRQ) is generated. If a start bit is detected, the received data is loaded into the RXBUF1; and, the serial 1 reception complete interrupt (SC1RIRQ) is generated

* Each setup in (5), (6) and (7) can be set at the same time.



Serial data is input/output from the TXDn pin for 1-channel communication with connecting the TXDn/RXDn pin. The port direction control register switches I/O. In reception, set SCnS-BIS of the SCnMD1 register to "1" to select serial data input. The RXDn pin can be used as a general port.



This serial interface has an emergency reset function. If communication is needed to be stopped by force, set SCnSBOS and SCnSBIS of the SCnMD1 register to "0".



To set each flag, follow the setup procedure in order as described. All control registers (refer to Table:12.2.1, except TXBUFn and RXBUFn) must be set prior to activating communication.



When communication format of this serial interface set to "UART", set the Serial interface n mode register 1 (SCnMD1) by serial data input pin is set to "H" level.

12.5 Multi Master IIC Interface

12.5.1 Multi Master IIC Interface

Multi master IIC serial communication is available with serial interface 4. This IIC interface communicates by complying with the data transfer format of Philips IIC-BUS. Table: 12.1.5 shows IIC serial interface functions.

■ Data I/O Pin Setup

Use the SDA4 pin (common use with SBO4 pin) for data input/output. Set the SC4IOM flag of the SC4MD1 register to "1" to input the serial data from the SDA4 (SBO4) pin. The SBI4 pin can be used as a general port; make sure to set the SC4SBIS flag of the SC4MD1 register to "1" to set "serial data input".



Make sure to set the SC4SBIS flag of the SC4MD1 register to "serial data input" regardless of transmission/reception in order to detect the start condition and ACK bit reception.



Nch open-drain should be used for pin format because the bus is switched between use and open by hardware during communication. Even in reception, select "output" for direction control of the SDA4 pin (SBO4 pin).

■ Input Edge/Output Edge Setup

In IIC communication, data is always received at the falling edge of the clock regardless of the SC4CE1 value.

■ Master/Slave Selection

Multi master IIC function (clock master/clock slave) or slave-dedicated IIC function (clock slave) can be selected with the SC4MST of the SC4MD1 register. To switch to clock slave operation from clock master operation, detect the start condition from another master or detect the arbitration lost at the clock master operation.

Slave Address Setup

This serial interface can set 7-bit slave address.

Transfer Format

Two formats are available for IIC bus transfer; addressing format and free data format. In addressing format, 1 to 2 byte address data which consists of the slave address (7/10 bits) and R/W bit (1 bit) is transmitted after the start condition, and transmission/reception is executed. In free data format, data is transmitted immediately after the start condition. Regarding the free data format, this LSI only supports IIC master communication. The following presents the communication sequences. The shaded regions of Figure:12.5.1,Figure:12.5.2,Figure:12.5.3 are the data transmitted from other IIC.

Addressing Format

• 7 bit address




Figure:12.5.1 Communication Sequence in 7 bit Address Mode

· Free data format




Figure:12.5.2 Communication Sequence in Free Data Format

■ Clock Setup

The clock source is selected from the dedicated prescaler and timer output (timers 0-4, A) with the SC4MD2 register. The dedicated prescaler starts to operate by selecting "prescaler count enable" with the SC4MD2.

The following table shows the clock source selection condition.

Table:12.5.1 Clock Source Selection Condition

Communication condition	Clock source selection condition
Master communication only (when only this IIC is set as the master)	Standard mode: 800 kHz or less High-speed mode: 3.2 MHz or less
Master/slave communication	Standard mode: 500 kHz or more, 800 kHz or less High-speed mode: 3.2 MHz
Slave communication only (when SC4MST=0)	Standard mode: 500 kHz or more High-speed mode: 3.4 MHz or more

In master communication, the transfer clock is obtained by dividing the clock source by 8. Duty is H:L=1:1 in standard mode and H:L=3:5 in high-speed mode. In master communication, set the clock source so that the transfer clock is not over 100 kHz in standard mode and 400 kHz in high-speed mode. Select the transfer rate so that its value is 0.8 times or over of other master.

In slave communication, Set the clock source to 500 kHz or over in standard mode and 3.4 MHz or over in high-speed mode. However, when the transfer rate and duty of the master are identified, any clock source which satisfies the following conditions can be selected.

Table:12.5.2 Transfer Rate Duty and Clock Source Selection Condition

Transfer rate duty	Slave clock source selection condition
1:1	Transfer rate × 4 or over
1:2/2:1	Transfer rate × 6 or over
1:3/3:1	Transfer rate × 8 or over

Table:12.5.3 IIC Interface Clock Source

	Multi master IIC
Clock source (Internal clock)	fpII/2
	fpII/4
	fpII/16
	fpII/32
	fs/2
	fs/4
	Timer output (0 to 4, A)



In IIC master communication, transfer clock is obtained by dividing the clock source by 8. In master communication, set the clock source with the SC4MD2 register so that the transfer clock is not over 100 kHz in the standard mode and 400 kHz in the high-speed mode. Select the transfer rate which is more than 0.8 times of the other master.



In slave communication, set the clock source to 500 kHz or over in the standard mode, 3.4 MHz or over in the high-speed mode, or set to the value which is 6 times or larger than the transfer rate.



When switching the clock setup, always set the SC4SBIS flag and SC4SBOS flag of the SC4MD1 register to "0" before switching the clock setting.

Activation Factor for Communication

(Master communication)

Set data (at transmission) or dummy data (at reception) in the transmission buffer (TXBUF4). The start condition and the transfer clock are generated, and communication starts regardless of transmission/reception.

(Slave communication)

Detecting the start condition starts reception. When the received address matches the address set by the address set registers 0 and 1, or a general call is detected, the slave address compare flag is set and slave communication starts.

■ Interrupt

Two interrupts, a communication complete interrupt and a stop condition detection interrupt, are available in this serial interface. Table: 12.5.4 presents the interrupt generation factors.

Table:12.5.4 IIC Communication Generation Factor

Interrupt	Interrupt generation factor
Communication complete interrupt	Master communication completed (after 1 byte data + ACK) Slave address matched (after ACK) Slave communication completed (after 1 byte data + ACK) Slave communication completed (communication data instability detection)
Stop condition detection interrupt	Detection of other master-generated stop condition

Start Condition Setup

In master communication, a start condition is always generated at the first communication despite the SC4STE value of the SC4MD0 register. Select whether the start condition is enabled or disabled after the second byte communication by the SC4STE of the SC4MD0 register.

Enable/disable of the start condition can be determined in each communication by setting the enable/disable before each communication data setup.

Start Condition Setup Example




Figure:12.5.3 Start Condition Setup Example

- (1) At the first communication, start condition is added regardless of SC4STE value.
- (2) Start condition is added by setting start condition to "enable" at (B).
- (3) Start condition is not added by setting start condition to "disable" at (C).

■ Stop Condition Generation

Stop condition is formed if the data (SDA) pin changes from "L" to "H" when the clock (SCL) pin is "H". Writing "1" in the SC4STPC flag of the SC4MD3 register by program starts the stop condition output. When the stop condition is generated, the SC4STPC flag is automatically cleared.

The stop condition should be requested only when this IIC occupies the bus as the master and communication is completed. In the stop condition generated by this IIC, the stop condition detection interrupt is not generated.




Figure:12.5.4 Start Condition and Stop Condition



Do not write to transmission buffer (TXBUF4) until bus busy flag BUSBSY (SCSTR1:bp3) is set to "0" after the stop condition is requested (SC4MD3: bp5 "1" writing) as master. The waveform of stop condition may not be properly generated.

■ Start/Restart Condition Detection

If the data (SDA) pin changes from "H" to "L" while the clock (SCL) pin is "H", a start condition is detected and the SC4STRT flag and SC4BUSBSY flag of the SC4STR1 register are set to "1". The SC4STRT flag is cleared to "0" by setting data in TXBUF4 at the interrupt process immediately after the slave address reception. The SC4STRT flag is also set if a restart condition is detected. If the address transmitted from the master does not match the slave address, the address is automatically cleared by the hardware as the address mismatch is detected.

■ Stop Condition Detection

If the data (SDA) pin changes from "L" to "H" while the clock (SCL) pin is "H", a start condition is detected; then, the stop condition detection interrupt is generated and the SC4BUSBSY flag of the SC4STR1 register is cleared.

■ Start Condition/Stop Condition Detection Condition

This IIC detects the start condition and stop condition on bus lines by the sampling with the internal clock. The detection conditions are as follows.

Table:12.5.5 Start Condition/Stop Condition Detection Condition

	SDA		SCL "H" period	3-lock source or over
Start Condition	SCL		SDA setup	2-clock source or over
		SCL"H" period.	SDA hold	2-clock source or over
	SDA	I I I I I I I I I I I I I I I I I I I	SCL "H" period	3-clock source or over
Stop Condition	SCL -	+ +	SDA setup	2-clock source or over
			SDA hold	2-clock source or over

■ Communication Data Instability Detection

When it is detected that the data line (SDA4 pin) changes while the clock line (SCL4 pin) is "H" after start condition is detected, the communication data is recognized as unstable and the SC4DATA_ERR flag of the SC4STR1 is set to "1". In slave communication, immediately the communication complete interrupt SC4TIRQ is generated and the communication ends. In master communication, 1-byte communication continues. In this case, the communication is not properly performed; so, SC4DATA_ERR flag should be cleared with program. The re-execution of communication is required. If SC4DATA_ERR flag is not cleared, the subsequent start condition and communication data instability cannot be detected.

■ Transmission at Master Communication/Reception Mode Setup and Operation

In master communication, select the transmission or reception mode by the SC4REX flag of the SC4MD3 register. The first data always communicates with adding a start condition despite the set value of the SC4STE flag. The start condition is output from this master serial interface.

In master operation, transmission is executed by setting the slave address and R/W bit in the first data after the start condition generation at the addressing format. In the master reception, check the ACK signal from the slave in the interrupt process after the address data transmission is finished, and switch to the reception mode.

When communicating with the other devices without finishing the communication, regenerate the start condition and transmit the slave address and R/W bit again. In reception, the SDA4 line is automatically released and will be in reception wait status. When the data storage is completed, the reception acknowledge (ACK bit) is transmitted. [Refer to Figure:12.5.11 Master Transmission Timing, Figure:12.5.12 Master Reception Timing]

Slave Communication

This serial interface performs address determination by automatically obtaining the received data after detecting the start condition on IIC bus. The communication complete interrupt (SC4TIRQ) is generated only when the address transmitted from master matches the set slave address. Data transmission and reception are determined by the SC4WRS flag of the SC4STR1 register. When SC4WRS = "0", slave reception is selected; when SC4WRS = "1", slave transmission is selected. In slave transmission, the bus line is released by setting transmission data in the TXBUF4 register, and data transmission starts with the clock transmitted from the master. It is not necessary to set data to TXBUF4 register because bus line is automatically opened when NACK is received. In slave reception, the bus line is released by setting dummy data in the TXBUF4 register, and data reception starts with the clock transmitted from the master.

Address Compare Flag

When the address transmitted from the master matches the slave address, the address compare flag SC4ADD_ACC flag of SC4STR1 register is set to "1" and ACK is automatically transmitted.

■ General Call Communication

This serial interface supports general call communication. When a general call is detected, the SC4ADD_ACC flag and SC4GCALL flag of the SC4STR1 register are set.

Reception of Acknowledgement (ACK bit) after Data Transmission

Whether the ACK bit is enabled or disable is selected by the SC4ACKS flag of the SC4MD3 register. If the ACK bit is enabled, data (1 to 8 bits) is transmitted and the ACK bit is received from the data receiver. When receiving the ACK bit, the data line (SDA4) is automatically released. In master operation, the clock for ACK bit reception is output one time, and the ACK bit is stored in the SC4ACKO flag of the SC4MD3 register. There is no shift operation of the reception register RXBUF4 by the ACK bit reception clock. When the received ACK bit level is "L", the reception of the receiver is properly operated. It indicates the reception wait status for the next data.

When the ACK bit level is "H", the receiver may finish the reception process. At master operation, finish the communication by writing "1" in the SC4STPC flag of the SC4MD3 register or issue the slave address again by generating a restart condition. At slave operation, it is not necessary to set data to TXBUF4 register because the transmission is finished by automatically releasing the data line (SDA4). In this case, the slave address compare flag is cleared. To continue the communication, an address match is required again.




Figure:12.5.5 ACK Bit Reception Timing after 8-bit Data Transmission

Transmission of Acknowledgement (ACK bit) after Data Reception

Enable/disable of ACK bit can be selected in the same way as the ACK bit reception. When ACK bit is enabled, ACK bit and clock is output after receiving the data (1 to 8 bit). To continue the reception, output "L" leveled ACK bit. To finish the reception, output "H" leveled ACK bit. ACK bit level for output can be set with SC4ACK0 flag the SC4MD3 register.




Figure:12.5.6 ACK Bit Transmission Timing after 8-bit Data Reception

Arbitration Lost

During master transmission, data bus(SDA) compares output data from this circuit with every 1-bit to detect the competition with other masters. When the output data does not match the data bus, it judges as the communication is not permitted(arbitration lost). The SC4ABT_LST flag of the SC4STR1 register is set instantly. It releases the data bus and the clock bus and continues slave reception. A communicate complete interrupt is not generated by the arbitration lost detection. However, a communicate complete interrupt is generated when matching the slave address after the detection of arbitration lost. Confirm the SC4ABT_LST flag at next interrupt generation timing(stop condition detection interrupt, communicate complete interrupt). When SC4ABT_LST flag is "1", execute communication again after the release of IIC bus because the master transmission is not formed. In this case, clear the SC4ABT_LST flag by the program.

Busy Flag

This serial interface contains 2 busy flags (SC4BUSBSY, SC4IICBSY) in the SC4STR1 register.

The SC4BUSBSY flag is set to "1" in IIC bus communication. It is automatically set when a start condition is detected on IIC bus and cleared when a stop condition is detected.

The SC4IICBSY flag is "1" while this serial interface is communicating. In master communication, this flag is "1" at data loading, start condition generation, data communication, ACK communication, and stop condition generation. In slave communication, the flag is "1" at ACK output, data communication, and ACK communication when the address transmitted from the master matches the slave address. If a restart condition is detected, the SC4IICBSY flag is cleared, and it becomes "1" again at ACK output when the address transmitted from the master matches the slave address. See the timing charts from page 99 for the timing of flag set/clear.

The time is required between the data is set to TXBUF4 register and the SC4IICBSY flag is set (the communication is started) at most the internal transfer clock 1 cycle.

Handshake with Clock Synchronous Mechanism

In master operation, the bus clock is monitored by sampling with the clock source selecting the SCL pin. If the bus clock is detected that the signal level of the transfer clock differs from that of this LSI, it is judged that the handshake with clock synchronous mechanism is activated, and the clock is extended. With this operation, the master speed can be matched to the bus clock speed.




Figure:12.5.7 Without "L" Period Extension from the Other Clock (Standard Mode)




Figure:12.5.8 With "L" Period Extension from the Other Clock (Standard Mode)




Figure:12.5.9 Without "L" Period Extension from the Other Clock (High-speed Mode)




Figure:12.5.10 With "L" Period Extension from the Other Clock (High-speed Mode))



To obtain the intended transfer rate, design the bus clock so that the rising time of the SCL signal does not exceed 0.5 clock (standard mode) or 1 clock (high-speed mode) of the clock source.

The following items are the same as the clock synchronous serial interface. Refer to the following pages.

Automatic Continuous Transfer by ATC0/ATC1

Refer to: XII-46

■ First Transfer Bit Setup

Refer to: XII-43

■ Transmission Data Buffer

Refer to: XII-43

■ Reception Data Buffer

Refer to: XII-44

■ Transmission Bit Count and First Transfer Bit

Refer to: XII-44

■ Emergency Reset

Refer to: XII-49



In communication, bus usage/release is switched by hardware. Set the pin type to N-ch open-drain. At reception, set the direction control of the SDA4 pin (SBO4 pin) to "output".

■ Master Transmission Timing




Figure:12.5.11 Master Transmission Timing

- (1) Start condition output
 - The SC4IICBSY flag is set to "1" after the elapse of 1 to 2 clocks of the clock source when the data is set to TXBUF4.
- (2) Address data output
- (3) Bus released period, ACK bit reception
- (4) Interrupt process
 - Communication start: set data in TXBUF4.
 - The SC4IICBSY flag is set to "1" after the elapse of 1 to 10 clocks of the clock source when the data is set to TXBUF4.
- (5) Transmission data output
- (6) Bus released period, ACK bit reception
- (7) Interrupt process
 - Communication end: set the SC4STPC flag.
 - The SC4IICBSY flag is set to "1" after the elapse of 1 to 2 clocks of the clock source when the SC4STPC flag is set.
- (8) Stop condition generation

Master Reception Timing




Figure:12.5.12 Master Reception Timing

- (1) Start condition output
- (2) Address data output
- (3) Bus released period, ACK bit reception
- (4) Interrupt process
 - Reception mode setup: SC4REX =0→1
 - Communication start: set dummy data in TXBUF4.
 - The SC4IICBSY flag is set to "1" after the elapse of 1 to 10 clocks of the clock source when the dummy data is set to TXBUF4.
- (5) Bus released period, ACK bit reception
- (6) NACK bit output
- (7) Interrupt process
 - Communication end: set the SC4STPC flag.
 - The SC4IICBSY flag is set to "1" after the elapse of 1 to 2 clocks of the clock source when the SC4STPC flag is set.
- (8) Stop condition generation

■ Slave Transmission Timing




Figure:12.5.13 Slave Transmission Timing

- (1) Bus released period, start condition detection
- (2) Bus released period, address data reception
- (3) ACK bit output
- (4) Interrupt process
 - Communication start: Set data in TXBUF4.
 - The SC4IICBSY flag is set to "1" after the elapse of 1 to 10 clocks of the clock source when the data is set to TXBUF4.
- (5) Transmission data output
- (6) Bus released period, ACK bit reception
- (7) Interrupt process
 - Communication start: Set data in TXBUF4.
 - The SC4IICBSY flag is set to "1" after the elapse of 1 to 10 clocks of the clock source when the data is set to TXBUF4.
- (8) Transmission data output

■ Slave Transmission Timing (NACK Reception)




Figure:12.5.14 Slave Transmission Timing (NACK Reception)

- (1) Bus released period, start condition detection
- (2) Bus released period., address data reception
- (3) ACK bit output
- (4) Interrupt process
 - Communication start: Set data in TXBUF4.
 - The SC4IICBSY flag is set to "1" after the elapse of 1 to 10 clocks of the clock source when the data is set to TXBUF4.
- (5) Transmission data output
- (6) Bus released period, NACK bit reception
- (7) Bus released period

■ Slave Reception Timing (Stop Condition Detection)




Figure:12.5.15 Slave Reception Timing (Stop Condition Detection)

- (1) Bus released period, start condition detection
- (2) Bus released period, address data reception
- (3) ACK bit output
- (4) Interrupt process
 - Communication start: Set dummy data in TXBUF4.
 - The SC4IICBSY flag is set to "1" after the elapse of 1 to 10 clocks of the clock source when the dummy data is set to TXBUF4.
- (5) Bus released period, data reception
- (6) ACK bit output
- (7) Interrupt process
 - Communication start: Set dummy data in TXBUF4.
 - The SC4IICBSY flag is set to "1" after the elapse of 1 to 10 clocks of the clock source when the dummy data is set to TXBUF4.
- (8) Stop condition detection

■ Slave Reception Timing (Restart Condition Detection)




Figure:12.5.16 Slave Reception Timing (Restart Condition Detection)

- (1) Bus released period, start condition detection
- (2) Bus released period, address data reception
- (3) ACK bit output
- (4) Interrupt process
 - Communication start: Set dummy data in TXBUF4.
 - The SC4IICBSY flag is set to "1" after the elapse of 1 to 10 clocks of the clock source when the dummy data is set to TXBUF4.
- (5) Bus released period, data reception
- (6) ACK bit output
- (7) Interrupt process
 - Communication start: Set dummy data in TXBUF4.
 - The SC4IICBSY flag is set to "1" after the elapse of 1 to 10 clocks of the clock source when the dummy data is set to TXBUF4.
- (8) Restart condition detection
- * Serial data input selection

Pin Setup 12.5.2

■ IIC (Multi Master) Serial Interface 4 Pin Setup

			Pin setup (flag setup)							
			SC4SEL	PnDIR	PnODC	PnPLUD		SC4	MD1	
			register	register	register	register		reg	ister	
			Serial 4 I/O	I/O mode	Nch	Pull-up/pull-	Serial data	SBT3 pin	Serial input	SBO4
			pin switch-	selection	open-drain	down resis-	input	function	control	(SDA4)
			ing		output	tor selec-	selection	selection	selection	pin func-
					selection	tion				tion selec-
Port	Type	Pin								tion
			0:P66-P67	0: input	0: push/pull	0: not	0: data	0: port	0:"1" input	0: port
				mode		added	input from			
							SBI4			
			1:P33-P34	1: output	1:Nch	1: added	1: data	1: transfer	1: serial	1: serial
				mode	open-drain		input from	clock I/O	input	data out-
							SBO4			put
			OSL4	PnDIRm	PnODCm	PnPLUm	SC4IOM	SC4SBTS	SC4SBIS	SC4SBOS
	Transmission	P66/SDA4A	0	P6DIR6:1	P6ODC6:1	P6PLUD6:1	1	1	1	1
P6	Hallsillission	P67/SCL4A	U	P6DIR7:1	P6ODC7:1	P6PLUD7:1	ı.		ı	!
10	Reception	P66/SDA4A	P66/SDA4A 0	P6DIR6:1	P6ODC6:1	P6PLUD6:1	1	1	1	1
	P67/SCL4A] 0	P6DIR7:1	P6ODC7:1	P6PLUD7:1	'	'	!		
	Transmission	P33/SDA4B	1	P3DIR3:1	P3ODC3:1	P3PLUD3:1	1	1	1	1
P3	Transmission	P34/SCL4B	1	P3DIR4:1	P3ODC4:1	P3PLUD4:1	'	'	'	'
13	Pacantian	P33/SDA4B	1	P3DIR3:1	P3ODC3:1	P3PLUD3:1	1	1	1	1
	Reception	P34/SCL4B	ı	P3DIR4:1	P3ODC4:1	P3PLUD4:1	'	ı	I	ı

12.5.3 Setup Example

■ Master Transmission Setup Example

The following describes the setup example for multiple data transmission to all the devices on IIC bus using the serial 4 IIC interface function. Table:12.5.6 shows communication conditions.

Table:12.5.6 Setup Conditions of Multi Master IIC Communication

Item	Set to
Serial data input selection	SDA4A
Transfer bit count	8 bits
Start condition	Enabled (after 2nd communication: disabled)
First transfer bit	MSB
ACK bit	Enabled
IIC communication mode	Standard mode
Clock source	fpII/32
Pin	A system (port 6)
SCL4/SDA pin type	Nch open-drain
SCL4 pin pull-up resistor	Added
SDA4 pin pull-up resistor	Added
Master/Slave setting	Master (Multimaster)

An example setup procedure is shown below.

Setup Procedure	Description
(1) Select the prescaler operation. SC4MD2(0x03FB2) bp3: SC4PSCE =1	(1) Set the SC4PSCE flag of the SC4MD2 register to "1" to select "prescaler count enable".
(2) Select the clock source. SC4MD2(0x03FB2) bp2-0: SC4PSC2-0 =011	(2) Select the clock source by the SC4MD2 register. Set bp2-0 to "011" to select fpll/32.
(3) Select the pin SC4SEL0(0x03FAB) bp3 :OSL4 =0	(3) Set the OSL4 flag of SC4SEL register to "0" to select A system (port 6) for the I/O pin.

Setup Procedure	Description
(4) Control the pin type. P6ODC(0x03EF4) bp6: P6ODC6 = 1 bp7: P6ODC7 = 1 P6PLUD(0x03F46) bp6: P6PLUD6 = 1 bp7: P6PLUD7 = 1	(4) Set the P6ODC6, P6ODC7 flags of the P6ODC register to "1,1" to select Nch open-drain for the SDA4/SCL4 pin type. Set the P6PLUD6, P6PLUD7 flags of the P6PLU Dregister to "1,1" to add pull-up resistor.
(5) Control the pin direction. P6DIR(0x03F36) bp6: P6DIR6 =1 bp7: P6DIR7 =1	(5) Set the P6DIR6, P6DIR7 flags of the port 6 pin direction control register (P6DIR) to "1,1" to set P66 and P67 to output mode.
(6) Set SC4MD3 register Set ACK bit. SC4MD3(0x03FB3) bp0 :SC4ACK0 =x bp1 :SC4ACKS =1 Set the communication mode. SC4MD3(0x03FB3) bp4 :SC4TMD =0 Select the communication type. SC4MD3(0x03FB3) bp2 :SC4CMD =1 Select Transmission/Reception Select transmission/reception mode. SC4MD3(0x03FB3) bp3 :SC4REX =0	(6) Set the SC4ACKS flag of the serial 4 mode register 3 (SC4MD3) to "1" to select "ACK bit enabled". ACK bit is received at transmission and the level setting of ACK bit with the SC4ACKO flag is not required. Set the SC4TMD flag of SC4MD3 register to "0" to set standard mode. Set the SC4CMD flag of SC4MD3 register to "1" to select IIC. Set the SC4REX flag of SC4MD3 register to "0" to select transmission mode. The setting to the serial 4 mode register 3 (SC4MD3) should be executed with one-time MOV instruction in accordance with the setting of each bit. Do not set with BSET/BCLR. Also, do not read out the value of SC4MD3 and write to the specified bit. SC4ACKO flag will be destroyed.
(7) Initialize the monitor flag. SC4STR1(0x03FB7) bp0 :SC4DATA_ERR =0	(7) Set the SC4DATA_ERR flag of the serial 4 status register 1 (SC4STR1) to "0" to initialize the communication error detection flag.
(8) Set the SC4MD0 register. Select the transfer bit count. SC4MD0(0x03FB0) bp2-0 :SC4LNG2-0 =111 Select the start condition. SC4MD0(0x03FB0) bp3 :SC4STE =0 Select the first bit to be transferred. SC4MD0(0x03FB0) bp4 :SC4DIR =0	(8) Set the SC4LNG2-0 flags of the serial 4 mode register 0 (SC4MD0) to "111" to set the transfer bit count to 8 bits. Set the SC4STE flag of the SC4MD0 register to "0" to disable the stand condition (start condition is not added after second communication). Set the SC4DIR flag of the SC4MD0 register to "0" to set the first transfer bit to MSB.
(9) Set the SC4MD1 register. Select the transfer clock. SC4MD1(0x03FB1) bp2:SC4MST =1 Control the pin function. SC4MD1(0x03FB1) bp4:SC4SBOS =1 bp5:SC4SBIS =1 bp6:SC4SBTS =1 bp7:SC4IOM =1	(9) Set the SC4MST flag of the SC4MD1 register to "1" to select the clock master (internal clock). Set the SC4SBOS, SC4SBIS, and SC4SBTS flags of the SC4MD1 register to "1" to set the SDA4 (SBO4) pin to serial data output, the SBI4 pin to serial data input, and the SCL4 (SBT4) pin to serial clock I/O. Set the SC4IOM flag to "1" to set the SDA4 (SBO4) pin to serial data input.

Setup Procedure	Description
(10) Set the interrupt level. PSW bp6 :MIE =0 SC4ICR(0x03FFC) bp7-6 :SC4LV1-0 =10 PERIICR(0x03FFE) bp7-6 :PERILV1-0 =10	(10) Set the MIE flag of the PSW to "0" to prohibit the all maskable interrupt. Set the interrupt level by the SL4LV1-0 flags and the PERILV1-0 flags of the serial 4 communication interrupt control register (SC4TICR) and of the peripheral function group interrupt register (PERIICR).
(11) Enable the interrupt. IRQEXPEN(0x03F4E) bp3 :IRQEXPEN3 =1 SC4ICR(0x03FFC) bp1 :SC4IE =1 bp0 :SC4IR =0 PERIICR(0x03FFE) bp1 :PERIIE =1 bp0 :PERIIR =0 PSW bp6 :MIE 1	(11) Set the IRQEXPEN3 flag of the IRQEXPEN register to "1" to enable serial 4 stop condition interrupt. Set the SC4IE flag of the SC4ICR register and the PERIIE flag of the PERIICR register to "1" to enable interrupts. When the interrupt request flags (SC4IR of the SC4ICR register and PERIIR of the PERIICR register) have been already set, clear SC4IR and PERIIR before enabling interrupts. Set the MIE flag of the PSW to "1" to enable the all maskable interrupt. [Chapter 3 3.1.4. Maskable Interrupt Control Register Setup]
(12) <transmission starts=""> Start the serial transmission. Confirm that SCL4(P65) is "H". Transmission data→TXBUF4(0x03FB9)</transmission>	(12) Set the transmission data in the transmission buffer TXBUF4. A transfer clock is generated and transmission starts. After data is transmitted, if ACK bit is received, the communication complete interrupt SC4TIRQ is generated.
(13) <transmission ends=""></transmission>	(13) Check the SC4DATA_ERR flag of the serial 4 status register 1 (SC4STR1). When the previous transmission is normally completed, SC4DATA_ERR = "0". If SC4DATA_ERR = "1", reexecute the communication.
(14) Determine the ACK bit level. SC4MD3(0x03FB3) bp0 :SC4ACK0	(14) Check the ACK bit level received by the SC4ACK0 flag of the serial 4 mode register 3 (SC4MD3). When SC4ACK0=0, transmission continues. When SC4ACK0=1,the slave side may not receive data. In this case, finish the communication.
(15) Set the SC4MD0 register. Select the transfer bit count. SC4MD0(0x03FB0) bp2-0 :SC4LNG2-0	(15) When changing the transfer bit count, set the transfer bit count by the SC4LNG2-0 flag of the serial 4 mode register (SC4MD0).
(16) <the data="" next="" starts.="" transmission=""> Serial transmission starts. [→(15)]</the>	(16) Set the transmission data in TXBUF4 to start transmission.[→(15)]
(17) <transmission ends=""></transmission>	(17) Set the SC4STPC flag of the serial 4 mode register 3 (SC4MD3) to "1". A stop condition is automatically generated and communication ends.

^{*(10)} to (11) can be set at once.



Set each flag in accordance with the order of the setup procedure. Activate the communication after all the control registers (Table:12.2.1, except TXBUF4) are set.

^{*(1)} and (2) can be set at once.

^{*}Each setup in (8) and (9) can be set at once.

■ Slave Transmission Setup

The following describes the setup examples for slave transmission processing using serial 4 IIC interface function. Table:12.5.7 shows the conditions for transmission processing.

Table:12.5.7 Setup Conditions of Slave IIC Communication

Item	Set to
Serial data input selection	SDA4A
Transfer bit count	8 bits
First transfer bit	MSB
ACK bit	Enabled
IIC communication mode	Standard mode
Clock source	fpII/32
Pin	A system (port 6)
SCL4/SDA4 pin type	Nch open-drain
SCL4 pin pull-up resistor	Added
SDA4 pin pull-up resistor	Added
Address mode	7 bits
Slave address	0110011
Master/slave setup	Master (Multimaster)

An example setup procedure is shown below.

Setup Procedure	Description
(1) Select the prescaler operation. SC4MD2(0x03FB2) bp3: SC4PSCE =1	(1) Set the SC4PSCE flag of the SC4MD2 register to "1" to select "prescaler count enable".
(2) Select the clock source. SC4MD2(0x03FB2) bp2-0: SC4PSC2-0 =011	(2) Select clock source by the SC4MD2 register. Set bp2-0 to "011" to select fpll/32.
(3) Select the pin. SC4SEL0(0x03FA8) bp3:OSL4 =0	(3) Set the OSL4 flag of SC4SEL register to "0" to select A system (port 6) for the I/O pin.
(4) Control the pin type. P6ODC(0x03EF4) bp6: P6ODC6 =1 bp7: P6ODC7 =1 P6PLUD(0x03F46) bp6: P6PLUD6 =1 bp7: P6PLUD7 =1	(4) Set the P6ODC6, P6ODC7 flags of the P6ODC register to "1,1" to select Nch open-drain for the SDA4/SCL4 pin type. Set the P6PLUD6, P6PLUD7 flags of the P6PLU Dregister to "1,1" to add pull-up resistor.

Setup Procedure	Description
(5) Control the pin direction. P6DIR(0x03F36) bp6: P6DIR6 =1 bp7: P6DIR7 =1	(5) Set the P6DIR6, P6DIR7 flags of the port 6 pin direction control register (P6DIR) to "1,1" to set P66 and P67 to output mode.
(6) Set the SC4MD3 register Set the ACK bit. SC4MD3(0x03FB3) bp0 :SC4ACK0 =x bp1 :SC4ACKS =1 Set the communication mode. SC4MD3(0x03FB3) bp4 :SC4TMD =0 Select the communication type. SC4MD3(0x03FB3) bp2 :SC4CMD =1	(6) Set the SC4ACKS flag of the serial 4 mode register 3 (SC4MD3) to "1" to select "ACK bit enabled". ACK bit is received at transmission and the level setting of ACK bit with the SC4ACKO flag is not needed. Set the SC4TMD flag of SC4MD3 register to "0" to set standard mode, the SC4CMD flag to "1" to select IIC. The setting to the serial 4 mode register 3 (SC4MD3) should be executed with one-time MOV instruction in accordance with the setting of each bit. Do not set with BSET/BCLR. Also, do not read out the value of SC4MD3 and write to the specified bit. SC4ACKO flag will be destroyed.
(7) Initialize the monitor flag. SC4STR1(0x03FB7) bp0 :SC4DATA_ERR =0	(7) Set the SC4DATA_ERR flag of the serial 4 status register 1 (SC4STR1) to "0" to initialize the communication error detection flag.
(8) Set the SC4MD0 register. Select transfer bit count. SC4MD0(0x03FB1) bp2-0 :SC4LNG2-0 =111 Select the first transfer bit. SC4MD0(0x03FB0) bp4 :SC4DIR =0	(8) Set the SC4LNG2-0 flags of the serial 4 mode register 0 (SC4MD0) to "111" to set the transfer bit count to 8 bits. Set the SC4DIR flag of the SC4MD0 register to "0" to set the first transfer bit to MSB.
(9) Set the SC4MD1 register. Select the transfer clock. SC4MD1(0x03FB1) bp2:SC4MST =1 Control the pin function. SC4MD1(0x03FB1) bp4:SC4SBOS =1 bp5:SC4SBIS =1 bp6:SC4SBTS =1 bp7:SC4IOM =1	(9) Set the SC4MST flag of the SC4MD1 register to "1" to select the clock master (internal clock). Set the SC4SBOS, SC4SBIS, and SC4SBTS flags of the SC4MD1 register to "1" to set the SDA4 (SBO4) pin to serial data output, the SBI4 pin to serial data input, and the SCL4 (SBT4) pin to serial clock I/O. Set the SC4IOM flag to "1" to set the SDA4 (SBO4) pin to serial data input.
(10) Set the slave address. SC4AD0(0x03FB4) bp7-1:SC4AD7-1 = 0110011	(10) Set the slave address tin the upper 7 bits (SC4AD7-1) of the SC4AD0 register.
(11) Set the interrupt level. PSW bp6 :MIE =0 SC4ICR(0x03FFC) bp7-6 :SC4LV1-0 =10 PERIICR(0x03FFE) bp7-6 :PERILV1-0 =10	(11) Set the MIE flag of the PSW to "0" to prohibit the all maskable interrupt. Set the interrupt level by the SC4LV1-0 flags and the PERILV1-0 flags of the serial 4 communication interrupt control register (SC4TICR) and of the peripheral function group interrupt register (PERIICR).

Setup Procedure	Description
(12) Enable the interrupt. IRQEXPEN(0x03F4E) bp3 :IRQEXPEN3 =1 SC4ICR(0x03FFC) bp1 :SC4IE =1 bp0 :SC4IR =0 PERIICR(0x03FFE) bp1 :PERIIE =1 bp0 :PERIIR =0 PSW bp6 :MIE =1	(12) Set the IRQEXPEN3 flag of the IRQEXPEN register to "1" to enable serial 4 stop condition interrupt. Set the SC4IE flag of the SC4ICR register and the PERIIE flag of the PERIICR register to "1" to enable interrupts. When the interrupt request flags (SC4IR of the SC4ICR register and PERIIR of the PERIICR register) have been already set, clear SC4IR and PERIIR before enabling interrupts. Set the MIE flag of the PSW to "1" to enable the all maskable interrupt. [Chapter 3 3.1.4. Maskable Interrupt Control Register Setup]
(13) Start IIC communication.	(13) The master on the IIC bus starts communication.
(14) Check the data transmission/reception. SC4STR1(0x03FB7) bp7 :SC4WRS = 0	(14) Communication complete interrupt (SC4IRQ) is generated when the address transmitted from the master matches the slave address set in SC4AD0 register. In the interrupt handling routine, the communication is recognized as the slave transmission by verifying that the SC4WRS flag of the SC4STR1 register is set to "0".
(15) Set the transmission data. TXBUF4(0x03FB9) bp7-0:TXBUF47-0 = 0x55	(15) Set the data in the TXBUF4 register.

^{*(1)} and (2) can be set at once.

^{*(10)} to (11) can be set at once.



Set each flag in accordance with the order of the setup procedure. Activate the communication after all the control registers (Table:12.2.1, except TXBUF4) are set.

^{*}Each setting in (9) to (10) can be set at once.

12.6 Slave Interface

■ Serial Interface 5 Activation and Termination Factors

Setting the SELI2C flag of the SC5AD1 register to "1" activating this serial interface. Setting the SELI2C flag to "0" terminating the serial interface. The ports used in communication can be used as general ports while the serial interface is not operating. If the SELI2C register is set to "0", the SC5AD0 register, SC5TXB register and SC5RXB register are automatically cleared.

Slave Address Setup

This serial interface can select either 7- or 10-bit slave address. To set 7-bit slave address, set the I2CADM flag of the SC5AD1 register to "0" to select 7-bit address mode, and set the slave address in upper 7 bits (I2CAD7 to I2CAD1) of the I2CAD0 register. To set 10-bit slave address, set the I2CADM flag of the SC5AD1 register to "1" to select 10-bit address mode, and set the upper 2 bits of the slave address in the lower 2 bits (I2CAD9, I2CAD8) of the I2CAD1 register and set the lower 8 bits of the slave address in SC5AD0 register. When the 10-bit address mode is selected, this serial interface circuit is capable of data reception only.

■ General Call Communication

This serial interface is compatible with general call communication. To operate general call communication, set the I2CGEM flag of the SC5AD1 register to "1" and select general call communication mode. In this mode, the slave address set in the SC5AD0 and SC5AD1 registers are invalid.

■ Data Transmission/Reception

This serial interface performs address determination by automatically obtaining the received data after detecting the start condition on IIC bus. The serial interface 5 interrupt (SC5IRQ) is generated only when the address transmitted from master matches the set slave address. Data transmission and reception are determined by the WRS flag of the SC5STR register. When WRS = "0", slave transmission is selected; when WRS = "1", slave reception is selected. In slave transmission, setting transmission data in the SC5TXB register opens the bus line and data transmission starts by the clock transmitted from master. In slave reception, setting the dummy data in the SC5RXB register opens the bus line and data reception starts by the clock transmitted from master.

■ Start/Restart Condition Detection

If the data (SDA) pin changes from "H" to "L" while the clock (SCL) pin is "H", a start condition is detected and the STRT flag of the SC5STR register is set to "1". The STRT flag is cleared to "0" by setting communication data at the interrupt process right after address reception. If a start condition is detected again during data transfer, the RSTRT flag is set. This flag is cleared to "0" by setting communication data at the interrupt process right after the slave address reception. If the address transmitted from master does not match the slave address, these flags are automatically cleared by hardware as an address miscompare is detected.

■ Busy Flag

This serial interface contains 2 busy flags (SLVBSY, I2CBSY). The SLVBSY flag is set to "1" when the address transmitted from master matches the slave address. The I2CBSY flag is set to "1" during communication on IIC bus. In 10-bit address mode, if the upper 2-bit address firstly transmitted from master matches the I2CAD9-8 of the SC5AD1 register, the SLVBSY flag is set to "1" but SC5IRQ is not generated. If the lower 8-bit address secondly transmitted from master matches the I2CAD7-0 flags of the SC5AD0 register, the SLVBSY flag is remained "1" and SC5IRQ is generated. If these address mismatch, the SLVBSY flag is cleared to "0" and SC5IRQ is not generated.

■ Bus Line Monitor

General call communication can be monitored with the bus line OFF (serial interface 5 is not activated). For monitoring, set the I2CGEM flag of the SC5AD1 register to "1" and set the I2CMON flag to "1" while the SELI2C flag is set to "1". Although the serial 5 interrupt (SC5IRQ) is generated at this time, it has no effect on the communication since it does not output a signal to the data and clock pin.

■ Pin Setup

The following table shows pin setup (SDA, SCL pins) for IIC serial interface 5 data transmission. Nch open drain setup is always necessary for using this serial interface. Set the pull-up resistor control register (PnPLUD) of each port for pull-up resistor setup. Input/output of the transfer data is automatically switched.

Table:12.6.1 Pin Setup

Item	Data I/O pin	Clock output pin
	SDA pin	SCL pins
Port Pin	P73	P74
	P46	P47
Function	Serial data I/O	Serial clock I/O
Nch open-drain setup register	P7ODC P4ODC	
Pull-up resistor control register	P7PLUD P4PLUD	



This serial interface does not features the function that resets the serial interface circuit by identifying reception data or by changing the slave address. Including general call communication mode, reception data identification should be done by software.

■ Reception Timing




Figure:12.6.1 7-bit Address Reception at Standard Communication Mode




Figure:12.6.2 10-bit Address Reception at Standard Communication Mode

■ Transmission Timing




Figure:12.6.3 7-bit Address Transmission at Standard Communication Mode

12.6.1 Setup Example

■ Setup Example for Data Transmission

The setup example for slave transmission with serial 4 is shown. The following table shows the conditions at transmission.

Table:12.6.2 Conditions for Slave IIC Communication

Item	Set to
Data pin (SDA)	P73
Clock pin (SCL)	P74
Addressing mode	7 bits
Slave address	0110011
Transmission data	0x55

	T
Setup Procedure	Description
(1) Control the pin type. P7ODC(0x03FF5) bp4-3:P7ODC4-3 =11 P7PLUD(0x03F47) bp4-3:P7PLUD4-3 =11	(1) Set the P7ODC3, P7ODC4 flags of the P7ODC register to "1" to select N-ch open-drain for P73 and P74. Set the P7PLUD3, P7PLUD4 flags of the P7PLUD register to "1" to add pull-up resistor.
(2) Control the pin direction. P7DIR(0x03F37) bp4-3:P7DIR4-3=11	(2) Set the P7DIR3, P7DIR4 flags of the port 7 pin direction control register (P7DIR) to "1" to set P73 and P74 to output mode.
(3) Select communication pin. SC5SEL(0x03FC6) bp3 :OSL5 =0	(3) Set the OSL5 flag of the SC5SEL register to "0" to select P73 and P74 for communication pins.
(4) iSelect communication mode, address mode. SC5AD1(0x03FA9) bp3:I2CGEM =0 bp2:I2CADM =0	(4) Set the I2CGEM flag to "0" to select standard communication mode, and set I2CADM flag to "0" to select 7-bit address mode.
(5) Activate serial interface 5. SC5AD1(0x03FA9) bp7 :SELI2C =1	(5) Set the SELI2C flag of the SC5AD1 register to "1" to activate the serial interface.
(6) Set the slave address. SC5AD0(0x03FBA) bp7-1 :I2CAD7-1 =0110011	(6) Set the slave address in the upper 7 bits (I2CAD7-1) of the SC5AD1 register.
(7) Start IIC communication	(7) Master on the IIC bus starts communication.
(8) Confirm data transmission/reception. SC5STR(0x03FBE) bp7 :WRS =0	(8) When the address transmitted from the master matches the slave address set in the SC5AD1 register, the serial 5 interrupt (SC5IRQ) is generated. In the interrupt processing routine, when the WRS flag of the SC5MD0 register is "0", this communication is recognized as slave transmission.
(9) Set transmission data. SC5TXB(0x03FBD) bp7-0:l2CTXB7-0=0x55	(9) Set the transmission data in the SC5TXB register.

13.1 Overview

This LSI has an A/D converter with 10 bits resolutions. It contains a built-in sample hold circuit. The channels 0 to 15 (AN0 to AN15) of analog input can be switched by software. When A/D converter is stopped, the power consumption can be reduced by turning the built-in ladder resistance OFF. A/D converter is activated by a register set and an external interrupt.

13.1.1 Functions

Table:13.1.1 shows the A/D converter functions.

Table:13.1.1 A/D Converter Functions

A/D Input Pins	16 pins
Pins	AN15 to AN0
Interrupt	ADIRQ
Resolution	10 bits
Conversion Time (Min.)	13.3 μs(T _{AD} = as 800 ns)
Input range	V _{SS} to V _{REF+}
Power Consumption	Built-in Ladder Resistance (ON/OFF)



This function can't be used ni STOP/HALT mode.



Don't execute mode switching as follows;

- NORMAL mode to SLOW mode
- SLOW mode to IDLE mode to NORMAL mode

If the mode switching is executed, we can't guarantee the result of A/D conversion.



To realize a low power consumption, ladder resistance is turned OFF before STOP/HALT mode switching.



The reference voltage input V_{ref+} pin uses value of 2.0 V \leq $V_{ref+} \leq$ V_{DD5} . When input voltage is $V_{ref+} <$ 2.0 V, there is a possibility that the microcontroller malfunctions.

13.1.2 Block Diagram

■ A/D Converter Block Diagram




Figure:13.1.1 A/D Converter Block Diagram

13.2 Control Registers

A/D converter consists of the control register (ANCTRn) and the data storage buffer (ANBUFn).

13.2.1 Registers

Table:13.2.1 shows the registers used to control A/D converter.

Table:13.2.1 A/D Converter Control Registers

Register	Address	R/W	Function	Page
ANCTR0	0x03FD1	R/W	A/D converter control register 0	XIII-6
ANCTR1	0x03FD2	R/W	A/D converter control register 1	XIII-7
ANCTR2	0x03FD3	R/W	A/D converter control register 2	XIII-8
ANBUF0	0x03FD4	R	A/D converter data storage buffer 0	XIII-9
ANBUF1	0x03FD5	R	A/D converter data storage buffer 1	XIII-9
ADICR	0x03FFD	R/W	A/D converter interrupt control register	III-40
EDGDT	0x03F1E	R/W	Both edges interrupt control register	III-58
PAIMD	0x03EE8	R/W	Port A input mode register	IV-148
PAPLU	0x03F4A	R/W	Port A Pull-up resistor control register	IV-146
PBIMD	0x03EE9	R/W	Port B input mode register	IV-162
PBPLU	0x03F4B	R/W	Port B pull-up resistor control register	IV-161

R/W : Readable/Writable

R: Readable only

13.2.2 Control Registers

■ A/D Converter Control Register0 (ANCTR0:0x03FD1)

bp	7	6	5	4	3	2	1	0
Flag	ANSH1	ANSH0	ANCK1	ANCK0	ANLADE	ANCK2	-	-
Reset	0	0	0	0	0	0	-	-
Access	R/W	R/W	R/W	R/W	R/W	R/W	-	-

bp	Flag	Description
7-6	ANSH1 ANSH0	Sample hold time $00:T_{AD}\times 2$ $01:T_{AD}\times 6$ $10:T_{AD}\times 18$ $11:T_{AD}\times 18$
2, 5-4	ANCK2-0	A/D conversion clock (ftad=1/ T_{AD}) 000:fs/2 001:fs/4 010:fs/8 011:fx × 2 1XX:fs/16 111:Prohibited * as 800 ns $\leq T_{AD} \leq 15.26~\mu s$
3	ANLADE	A/D ladder resistance control 0:A/D ladder resistance OFF 1:A/D ladder resistance ON
1-0	-	-

■ A/D Converter Control Register1 (ANCTR1:0x03FD2)

bp	7	6	5	4	3	2	1	0
Flag	-	-	-	-	ANCHS3	ANCHS2	ANCHS1	ANCHS0
Reset	-	-	-	-	0	0	0	0
Access	-	-	-	-	R/W	R/W	R/W	R/W

bp	Flag	Description
7-4	-	-
3-0	ANCHS3 ANCHS2 ANCHS1 ANCHS0	Analog input channel 0000:AN0 0001:AN1 0010:AN2 0011:AN3 0100:AN4 0101:AN5 0110:AN6 0111:AN7 1000:AN8 1001:AN9 1010:AN10 1011:AN11 1110:AN12 1101:AN13 1110:AN14

■ A/D Converter Control Register2 (ANCTR2:0x03FD3)

bp	7	6	5	4	3	2	1	0
Flag	ANST	ANSTSEL 1	ANSTSEL 0	-	-	-	-	-
Reset	0	0	0	-	-	-	-	-
Access	R/W	R/W	R/W	-	-	-	-	-

bp	Flag	Description
7	ANST	A/D conversion status 0:Finish, Stop 1:Start, Converting
6-5	ANSTSEL 1-0	A/D conversion starting factor select 00:Set ANST flag to "1" 01:Set ANST flag to "1" 10:P22 external interrupt or Set ANST flag to "1" 11:A/D conversion interrupt or Set ANST flag to "1"
4-0	-	-

13.2.3 Data Buffers

■ A/D Converter Data Storage Buffer0 (ANBUF0:0x03FD4)

The lower 2 bits results from A/D conversion are stored to this register.

bp	7	6	5	4	3	2	1	0
Flag	ANBUF07	ANBUF06	-	-	-	-	-	-
Reset	Х	Х	-	-	-	-	-	-
Access	R	R	-	-	-	-	-	-

■ A/D Converter Data Storage Buffer1 (ANBUF1:0x03FD5)

The upper 8 bits results from A/D conversion are stored to this register.

bp	7	6	5	4	3	2	1	0
Flag	ANBUF17	ANBUF16	ANBUF15	ANBUF14	ANBUF13	ANBUF12	ANBUF11	ANBUF10
Reset	Х	Х	Х	Х	Х	Х	Х	Х
Access	R	R	R	R	R	R	R	R



Do not word access to ANBUF1 register.

13.3 Operation

Here is a description of A/D converter circuit setup procedure.

1. Set the analog pins.

Set the analog input pin, set in 2., to "special function pin" by the port A,B input mode register (PAIMD,PBIMD).

- * Setup of the port A,B input mode register should be done before analog voltage is put to pins.
- 2. Select the analog input pin.

Select the analog input pin from AN15 to AN0 by the ANCHS3-0 flag of the A/D converter control register1 (ANCTR1).

3. Select the A/D conversion clock.

Select the A/D converter clock by the ANCK2, ANCK1, ANCK0 flag of the A/D converter control register 0 (ANCTR0). Setup should be such a way that converter clock (T_{AD}) does not drop less than 800 ns with any resonator.

4. Set the sample hold time.

Set the sample hold time by the ANSH1, ANSH0 flag of the A/D converter control register 0 (ANCTR0). The sample hold time should be based on analog input impedance.

- * 2. to 4. are not in order. 3. and 4. can be operated simultaneously.
- 5. Set the A/D ladder resistance.

Set the ANLADE flag of the A/D converter control register 0 (ANCTR0) to "1", and a current flow through the ladder resistance and A/D converter goes into the waiting.

6. Select the A/D converter activation factor, then start A/D conversion.

Set the ANST flag of the A/D converter control register 2 (ANCTR2) to "1" to start A/D converter or set ANSTSEL1, ANSTSEL0 flag of A/D converter control register 2 (ANCTR2) to "11" to start A/D converter by the external trigger factor.

7. A/D conversion.

A/D conversion is compared and determined sequentially by MSB after the sampling in the sample hold time to be set 4. .

8. Complete the A/D conversion.

After the A/D conversion is completed, the result of the conversion is stored in the A/D conversion data store buffer (ANBUF0,1), the A/D conversion end interrupt is generated and the ANST flag is cleared to "0".



Set the ANLADE flag to "1" then start A/D conversion after waiting for 12 conversion clock.



When A/D converter is started again after setting the ANST flag to "0" and A/D converter was stopped by force during A/D converter, start A/D converter after waiting for more than (2 system clock) + (2 converter clock) considerable time.



In the A/D conversion starting factor selection, when A/D is converted in the status that the start by the external interrupt is selected and the ANST flag is set to "0" to be completed A/D conversion forcefully during the A/D conversion, be sure to set the A/D conversion starting factor selection to "0" in advance before setting the ANST flag to "0".




Figure:13.3.1 Operation of A/D conversion(sample hold time at $T_{AD} \times 2$)



To read out the value of the A/D conversion, A/D conversion should be done several times to prevent noise error by confirming the match of level by program, or by using the average value.



If the flags of ANCTR0, ANCTR1 are changed during A/D conversion, we can't guarantee the operation and the result of A/D conversion. When A/D conversion isn't executed or after A/D conversion was stopped by force, must change the flags.

13.3.1 Setup

■ Input Pins of A/D Conversion Setup

Input pins for A/D converter is selected by the ANCH3-0 flag of the ANCTR1 register.

■ A/D Conversion Clock Setup

The A/D conversion clock is set with the ANCK2 to ANCK0 flag of the ANCTR0 register. Set the A/D conversion cycle (T_{AD}) more than 800 ns or less than 15.26 μs . Table:13.3.1 shows the machine clock (fpll, fx, fs) and the A/D conversion cycle (T_{AD}). (calculated as fs = fpll/2, fx/4)

Table:13.3.1 A/D Conversion Clock and A/D Conversion Cycle

ANCK2	ANCK1	ANCK0	A/D conversion	A/D conversion cycle (T _{AD})				
			clock	At high speed oscillation	at low speed oscillation			
				fpII=10 MHz	fpll=8.38 MHz	fx=32.768 kHz		
0	0	0	fs/2	400 ns (no usable)	477.33 ns (no usable)	244.14 μs (no usable)		
	1 fs/4		800 ns	954.65 ns	488.28 μs (no usable)			
	1 0 fs/8		fs/8	1.6 μs	1.91 μs	976.56 μs (no usable)		
		1	fx × 2	15.26 μs	15.26 μs	15.26 μs		
1	-	-	fs/16	3.2 μs	3.82 μs	1953.12 μs (no usable)		

For the system clock (fs), refer to [Chapter 2 2.6 Clock Switching].

■ A/D Conversion Sample Hold Time (T_S) Setup

The sample hold time of A/D conversion is set with the ANSH1 to 0 flag of the ANCTR0 register. The sample hold time of A/D conversion depends on external circuit, so set the right value by analog input impedance.

Table:13.3.2 Sample Hold Time of A/D Conversion and A/D Conversion Time

ANSH1	ANSH0	Sample	A/D conversion time[μs]					
		hold time (T _S)	at high speed	at high speed				
		une (15)	at T _{AD} =1.6 μs (fs=5 MHz)	at T _{AD} =954.65 ns (fs=4.19 MHz)	at T _{AD} =1.91 μs (fs=4.19 MHz)	at T _{AD} =15.26 μs (fs=4.19 kHz)	at T _{AD} =15.26 μs (fs=8.192 kHz)	
0	0	$T_{AD} \times 2$	26.1	15.87	31.16	244.88	610.37	
	1	$T_{AD} \times 6$	32.5	19.69	38.8	305.92	671.41	
1	0	$T_{AD} \times 18$	51.7	31.15	61.72	488.92	854.53	
	1	$T_{AD} \times 18$	51.7	31.15	61.72	488.92	854.53	

^{*} Calculated as fs=fpll/2,fx/4.

Table:13.3.3 The method of Calculation of A/D conversion time

ANCK2	ANCK1	ANCK0	A/D conversion clock	The method of Calculation of A/D conversion time
0	0	0	fs/2	
		1	fs/4	$T_S + 14 \times T_{AD} + 2.5/fs$
	1	0	fs/8	
		1	fx × 2	$T_S + 14 \times T_{AD} + 3/fs$
1	-	-	fx × 16	$T_S + 14 \times T_{AD} + 2.5/fs$



Following Table:13.3.3, A/D conversion time may be shortened at most the 1 fs in A/D conversion cycle by the phase difference of fs and A/D conversion clock.

■ Built-in Ladder Register Control

The ANLADE flag to the ANCTR0 register is set to "1" to send a current to the ladder resistance for A/D conversion. When A/D conversion is stopped, the ANLADE flag of the ANCTR0 register is set to "0" to save the power consumption.

A/D Conversion Starting Factor Setup

A/D conversion starting factor is set with the ANSTSEL1,0 flag of the ANCTR2 register. The ANSTSEL1,0 flag of the ANCTR2 register is set to start A/D conversion by the continuous conversion factor. Also, the ANST flag of the ANCTR2 register is set to "1" is possible.



When the continuous conversion is selected as A/D conversion starting factor, the valid edge should be assigned at REDG flag of the external interrupt control register (IRQ2ICR) and EDGSEL flag of the both edge interrupt control register (EDGDT).



The interrupt valid edge assingnment should be done before selecting the interrupt factor at A/D conversion starting factor.

■ A/D Conversion Starting Setup

The A/D conversion start is set with the ANST flag of the ANCTR2 register. The A/D conversion is started by setting the ANST flag of the ANCTR2 register to "1". When the A/D conversion is started by the continuous conversion factor, the ANST flag of the ANCTR2 register is automatically set to "1" after the continuous conversion is generated and the A/D conversion is started. The ANST flag of the ANCTR2 register is cleared to "0" automatically after the conversion data is stored

13.3.2 Setup Example

■ Example of A/D Conversion Setup by Registers

A/D conversion is started by setting registers. The analog input pins are set to AN0, the conversion clock is set to fs/4, and the sample hold time is set to $T_{AD} \times 2$. Then, A/D conversion complete interrupt is generated. An example setup procedure, with a description of each step is shown below.

Setup Procedure	Description
(1) Set the analog input pin. PAIMD(0x03EE8) bp7 :PAIMD7 =1 PAPLU(0x03F4A) bp7 :PAPLU7 =0	(1) Set the analog input pin to be set (2) to the special function pin by the port A input mode register (PAIMD) and set to the no pull-up resistor by the port 0 pull-up resistor control register (PAPLU).
(2) Select the analog input pin. ANCTR1(0x03FD2) bp3-0 :ANCHS3-0 =0000	(2) Select the analog input pin from AN15 to AN0 by setting the ANCHS3-0 flags of the A/D converter control register 1 (ANCTR1) to "0000".
(3) Select the A/D conversion clock. ANCTR0(0x03FD1) bp2, 5-4 :ANCK2-0 =001	(3) Select the A/D conversion clock by the ANCK2, ANCK1, ANCK0 flag of the A/D converter control register0 (ANCTR0).
(4) Set the sample hold time. ANCTR0(0x03FD1) bp7-6 :ANSH1-0 =00	(4) Set the sample hold time by the ANSH1, ANSH0 flag of the A/D converter control register0 (ANCTR0).
(5) Set the interrupt level. ADICR(0x03FFD) bp7-6 :ADLV1-0 =00	(5) Set the interrupt level by the ADLV1-0 flag of the A/D converter complete interrupt control register (ADICR). If any interrupt request flag is already set, clear it. [Chapter 3.1.4 Interrupt Flag Setup]
(6) Enable the interrupt. ADICR(0x03FFD) bp1 :ADIE =1	(6) Enable the interrupt by setting the ADIE flag the ADICR register to "1".
(7) Set the A/D ladder resistance. ANCTR0(0x03FD1) bp3 :ANLADE =1	(7) Set the ANLADE flag of the A/D converter control register0 (ANCTR0) to "1" to send a current to the ladder resistance for the A/D conversion.
(8) A/D conversion starting factor select. ANCTR2(0x03FD3) bp6-5 :ANSTSEL1-0 =00	(8) Clear the ANSTSEL1 to 0 flag of the A/D converter control register2 (ANCTR2) to "00" to set A/D converter starting factor to ANST flag of the A/D converter control register2 (ANCTR2).
(9) Start A/D converter operation. ANCTR2(0x03FD3) bp7 :ANST =1	(9) Set the ANST flag of the A/D converter control register2 (ANCTR2) to "1" to start the A/D conversion.

^{*} The above (3) to (4) can be set at the same time.



When the conversion is restarted by changing the setting after the A/D conversion, set the ANLADE flag of the A/D converter control register 0 (ANCTR0) to "0" to disable the analog to change the setting.

The operation is not guaranteed if this procedure fails to be kept.

■ Example of A/D Conversion Setup by the External Interrupt

A/D conversion is started by the external interrupt. The analog input pins are set to AN0, the conversion clock is set to fs/4, and the sample hold time is set to $T_{AD} \times 2$. Then, A/D conversion complete interrupt is generated.

An example setup procedure, with a description of each step is shown below.

Setup Procedure	Description
(1) Set the analog input pin. PAIMD(0x03EE8) bp7 :PAIMD7 =1 PAPLU(0x03F4A) bp7 :PAPLU7 =0	(1) Set the analog input pin to be set (2) to the special function pin by the port A input mode register (PAIMD) and set to the no pull-up resistor by the port 0 pull-up resistor control register (PAPLU).
(2) Select the analog input pin. ANCTR1(0x03FD2) bp3-0 :ANCHS3-0 =0000	(2) Select the analog input pin from AN15 to AN0 by setting the ANCHAS3-0 flags of the A/D converter control register 1 (ANCTR1) to "0000".
(3) Select the A/D conversion clock. ANCTR0(0x03FD1) bp2, 5-4 :ANCK2-0 =001	(3) Select the A/D conversion clock by the ANCK2-0 flag of the A/D converter control register0 (ANCTR0).
(4) Set the sample hold time. ANCTR0(0x03FD1) bp7-6 :ANSH1-0 =00	(4) Set the sample hold time by the ANSH1, ANSH0 flag of the A/D converter control register0 (ANCTR0).
(5) Set the interrupt level. ADICR(0x03FFD) bp7-6 :ADLV1-0 =10	(5) Set the interrupt level by the ADLV1-0 flag of the A/D converter complete interrupt control register (ADICR). If any interrupt request flag is already set, clear it. [Chapter 3. 3.1.4. Maskable Interrupt Control Register Setup]
(6) Enable the interrupt. ADICR(0x03FFD) bp1 :ADIE =1	(6) Enable the interrupt by setting the ADIE flag the ADICR register to "1".
(7) Set the A/D ladder resistance. ANCTR0(0x03FD1) bp3 :ANLADE =1	(7) Set the ANLADE flag of the A/D converter control register0 (ANCTR0) to "1" to send a current to the ladder resistance for the A/D converter.
(8) Select the A/D Conversion Starting factor. ANCTR2(0x03FD3) bp6-5 :ANSTSEL1-0 =10	(8) Set the ANSTSEL1 to 0 flag of the A/D converter control register2 (ANCTR2) to "10", then setup the A/D conversion starting factor to the continuous conversion and the ANST flag of the A/D converter control register2 (ANCTR2).
(9) Start the A/D Conversion Operation. ANCTR2(0x03FD3) bp7 :ANST =1	(9) When the òAë±ïœä² is generated, the ANST flag of the A/D converter control register2 (ANCTR2) is automatically set to "1", then the A/D conversion is started. Also, even if the continuous conversion is not generated, the A/D conversion can be started by setting the ANST flag of the A/D converter control register2 (ANCTR2)



When the conversion is restarted by changing the setting after the A/D conversion is completed, set the ANLADE flag of the A/D coverter control register 0 (ANCTR0) to "0" to disable the analog to change the setting. The operation is not guaranteed if this procedure fails to be kept.



Input the pulse for the external interrupt to be input longer than the system clock period. If the pulse is shorter than the system clock period, the A/D conversion may not be started.

13.3.3 Cautions

A/D conversion can be damaged by noise easily, therefore, anti-noise measures should be taken adequately.

■ Anti-noise measures

To A/D input (analog input pin), add condenser near the Vss pins of micro controller.




Figure:13.3.2 A/D Converter Recommended Example 1




Figure:13.3.3 A/D Converter Recommended Example 2



For high precision of A/D conversion, the following cautions on A/D converter should be kept.

- 1. The input impedance R of A/D input pin should be under 500 k Ω , and the external capacitor C (more than 1000 pF, under 1 μ F) should be connected to it.
- 2. The A/D conversion frequency should be set in regard to R, C.
- 3.At the A/D conversion, if the output level of microcontroller is changed, or the peripheral added circuit is switched to ON/OFF, the A/D converter could work wrongly, as the analog input pins and power pins cannot be fixed. At the set checking, confirm the wave form of analog input pins.




Figure:13.3.4 Recommended Circuit

Chapter 13 A/D Converter

14.1 Overview

This LSI has a built-in D/A converter with 8 bits solution. There are 4 output channel and 8-bit data registers for each channel. In D/A conversion mode, there are 3 modes: channel fixed conversion mode, 2 channels conversion mode and 4 channels conversion mode. At 2 and 4 channels conversion mode, the time for switching channels can be programed by the software. When the D/A converter is not used, the built-in ladder resistance can be set to OFF to save the power consumption.

14.1.1 Functions

Here is the list of D/A converter functions.

Table:14.1.1 D/A converter functions

Resolution	8-bit
Pin	DA_A pin, DA_B pin, DA_C pin, DA_D pin
Power consumption saving	Built-in ladder resistance ON/OFF

14.1.2 D/A Converter Block Diagram




Figure:14.1.1 D/A Converter Block Diagram

14.2 D/A Converter Control Registers

14.2.1 D/A Converter Control Registers

Following table shows the registers to control the D/A converter of this LSI.

Table:14.2.1 D/A Converter Control Registers

Register	Address	R/W	Function	Page
DACTR	0x03FD6	R/W	D/A converter control register	XIV-5
DADR0	0x03FD7	R/W	D/A converter input data register 0	XIV-6
DADR1	0x03FD8	R/W	D/A converter input data register 1	XIV-6
DADR2	0x03FD9	R/W	D/A converter input data register 2	XIV-6
DADR3	0x03FDA	R/W	D/A converter input data register 3	XIV-6
P0DIR	0x03F30	R/W	Port 0 direction control register	IV-10
P0PLUD	0x03F40	R/W	Port 0 pull-up/pull-down resistor control register	IV-10
SELUD	0x03F4C	R/W	Pull-up/down resistor selection register	IV-15
P6DIR	0x03F36	R/W	Port 6 direction control register	IV-93
P6PLUD	0x03F46	R/W	Port 6 pull-up/pull-down resistor control register	IV-93
P9DIR	0x03F39	R/W	Port 9 direction control register	IV-138
P9PLU	0x03F49	R/W	Port 9 pull-up resistor control register	IV-138

R/W: Readable/Writable

14.2.2 D/A Converter Control Register(DACTR)

This is the 8-bit readable/writable register that controls the D/A converter.

■ D/A Converter Control Register(DACTR:0x03FD6)

bp	7	6	5	4	3	2	1	0
Flag	DACHS1	DACHS0	DACKS1	DACKS0	DACMD2	DACMD1	DACMD0	DABUSY
At reset	х	х	х	х	х	х	х	0
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W

bp	Flag	Description
7-6	DACHS1-0	Monitor flag DA conversion 00:During channel 0 conversion 01:During channel 1 conversion 10:During channel 2 conversion 11:During channel 3 conversion
5-4	DACKS1-0	DA scan clock 00:fs/16 01:fs/32 10:fs/64 11:fs/128
3-1	DACMD2-0	DA conversion mode selection 000:Channel 0 fixed conversion 001:Channel 1 fixed conversion 010:Channel 2 fixed conversion 011:Channel 3 fixed conversion 1*0:2 Channel scan conversion (Channel0, 1) 1*1:4 Channel scan conversion (Channel0, 1,2,3)
0	DABUSY	D/A conversion enable flag 0:Stop D/A converter operation(ladder resistance OFF) 1:Enable D/A converter operation

14.2.3 D/A Converter Input Data Register

This readable/writable register stores the D/A converter data.

■ D/A Converter Input Data Register 0(DADR0:0x03FD7)

This register stores the D/A converter data(for DA0 channel).

bp	7	6	5	4	3	2	1	0
Flag	DA0BUF7	DA0BUF6	DA0BUF5	DA0BUF4	DA0BUF3	DA0BUF2	DA0BUF1	DA0BUF0
At reset	х	х	х	х	Х	Х	х	х
Access	R/W							

■ D/A Converter Input Data Register 1(DADR1:0x03FD8)

This register stores the D/A converter data(for DA1 channel).

bp	7	6	5	4	3	2	1	0
Flag	DA1BUF7	DA1BUF6	DA1BUF5	DA1BUF4	DA1BUF3	DA1BUF2	DA1BUF1	DA1BUF0
At reset	х	х	Х	х	х	х	х	Х
Access	R/W							

■ D/A Converter Input Data Register 2(DADR2:0x03FD9)

This register stores the D/A converter data(for DA2 channel).

bp	7	6	5	4	3	2	1	0
Flag	DA2BUF7	DA2BUF6	DA2BUF5	DA2BUF4	DA2BUF3	DA2BUF2	DA2BUF1	DA2BUF0
At reset	х	х	х	х	Х	Х	х	х
Access	R/W							

■ D/A Converter Input Data Register 3(DADR3:0x03FDA)


This register stores the D/A converter data(for DA3 channel).

bp	7	6	5	4	3	2	1	0
Flag	DA3BUF7	DA3BUF6	DA3BUF5	DA3BUF4	DA3BUF3	DA3BUF2	DA3BUF1	DA3BUF0
At reset	х	х	х	х	Х	Х	х	х
Access	R/W							

14.3 Operation

Procedures of D/A converter operation is as follows;

- 1. Select the D/A conversion mode by the DACMD2 to DACMD1 flag of the D/A control register (DACTR).
- 2. Set the switching time of analog output channel by the DACKS1 to DACKS0 flag of the DACTR register. When the fixed conversion mode is selected in (1), this setup is not valid.
- 3. Set the DABUSY flag of the DACTR register to "1" to send a ladder resistance current to start the D/A conversion.
- 4. The D/A conversion is done to the data that is set to the DADR3 to DADR0 register, and its result output to the DA_A to DA_D in accordance with the setup in (1), (2). If the scan conversion is selected, the pins are high impedance while D/A output is not done.
- 5. When the D/A conversion is stopped, set the DABUSY flag to "0".



^{*}Tscan is the time set by DACKS1, DACKS0

Figure:14.3.1 4 Channel Scan Conversion Mode Timing



To select D/A scan clock, set more than the settling time.

^{*}Pin for 1/2 of Tscan is high-impedance not to output inadequantly

14.3.1 Setup Example

■ Setup Example by DABUSY0 Flag

An example setup procedure, with a description of each step is shown below.

Setup Procedure	Description
(1) Set the port 0 pin. P0DIR(0x03F30) bp7 :P0DIR7 =0 SELUD(0x03F4C) bp0 :SELUD0 =0 P0PLUD(0x03F40) bp7 :P0PLUD7 =0	(1) Set the analog output pin to "input mode" by the port 0 output direction control register(P0DIR). Also set the SELUD0 flag of the SELUD register to "0" to select the pull-up registor. And set to the "no pull-up/down registor" by the port 0 pull-up/down registor(P0PLUD).
(2) Set the D/A converter data. DADR0(0x03FD7)	(2) Set the D/A converter data by the D/A converter input data register 0(DADR0).
(3) Start the D/A conversion. DACTR(0x03FD6) bp0 :DABUSY =1	(3) Set the DABUSY flag of the D/A converter control register(DACTR) to "1" to start the D/A conversion. The result obtained from the conversion is output to the DA0 pin.
(4) Stop the D/A conversion. DACTR(0x03FD6) bp0 :DABUSY =0	(4) Reset the DABUSY flag of the D/A converter control register(DACTR) to "0" to stop the D/A conversion.

15.1 Functions

This LSI contains an internal LCD driver circuit with 55 segment pins and 4 common pins. The LCD driver contains of a segment output latch, LCD control registers, a prescaler, a timing control circuit, a multiplexer, segment drivers, common drivers and voltage divider resistors.

15.1.1 Functions

Table:15.1.1 shows the functions of the LCD driver circuits.

Table:15.1.1 LCD Functions

	LCD
Duty	Static 1/2 Duty 1/3 Duty 1/4 Duty
Segment Output Pins	SEG0 to SEG54
Common Output Pins	COM0 to COM3
LCD Power Supply	V _{LC1} to V _{LC3}
LCD Voltage Divider Resistor	V _{LC1} input voltage can be divided into 2/3, 1/3. Selectable from high resistance or low resistance.
Clock Source (LCDCLK)	fpII/2 ¹¹ fpII/2 ¹² fpII/2 ¹³ fpII/2 ¹⁴ fpII/2 ¹⁵ fpII/2 ¹⁶ fpII/2 ¹⁶ fpII/2 ¹⁷ fpII/2 ¹⁸ fx/2 ⁶ fx/2 ⁷ fx/2 ⁸ fx/2 ⁹

fpll: Machine clock (High speed oscillation) fx: Machine clock (Low speed oscillation)

LCDCLK: LCD clock source (selected with LCDCK0 to LCDCK3)



Use the LCD panel driver voltage V_{LCD} as $\text{V}_{\text{LCD}} \leq V_{\text{DD5}} \leq 5.5 \text{ v}$

15.1.2 LCD Operation in Standby Mode

Certain LCD driver operation could be limited in standby mode.

Table:15.1.2 shows the LCD operation capabilities in standby mode.

Table:15.1.2 LCD Operation in Standby Mode

CPU Mode		LCD Clock		
		fpII	fx	
Operation Mode	NORMAL	√	√	
	SLOW	×	√	
Standby Mode	HALT0	Δ	Δ	
	HALT1	×	Δ	
	STOP	×	×	

√□□: LCD Operation is available.

 Δ : Holding Display is available.

×: LCD Operation is not available.



For transition to CPU mode in which LCD operation is not available, turn the LCD off and switch segment output to port in advance.



Set bp5 of the low-speed oscillation selection register (XSEL) to "1" before the transition to the slow oscillation mode.

15.1.3 Maximum Pixels

Table:15.1.3 shows the maximum pixels.

Table:15.1.3 Maximum Pixels

Duty	Maximum Pixels (Segment × Common)	8-Segment LCD Panel	Common Pins	Segment Output Latch bits
Static	55 (55 × 1)	6 figures	СОМО	bit0, bit4
1/2	110 (55 × 2)	13 figures	COM0 to COM1	bit0 to bit1, bit4 to bit5
1/3	165 (55 × 3)	20 figures	COM0 to COM2	bit0 to bit2, bit4 to bit6
1/4	220 (55 × 4)	27 figures	COM0 to COM3	bit0 to bit3, bit4 to bit7

15.1.4 Switching I/O ports and LCD segment pins

Switching of port output and segment output is controlled with the LCD output control register 1 to 7 (LCCTR1 to LCCTR7). [Chapter 15.2 Control Registers]

Switching of normal port, common pin and V_{LC1} pin to V_{LC3} pin are controlled with the LCD output control register 0 (LCCTR0).

[Chapter 15.2 Control Registers]

Segment pin, common pin and V_{LC1} pin to V_{LC3} pin are switchable to I/O port in 1-bit unit.

15.1.5 Block Diagram




Figure:15.1.1 LCD Driver Circuit Block Diagram

15.2 Control Registers

The LCD is controlled by LCD mode control register 1 to 3 (LCDMD1 to LCDMD3) and LCD output control register 0 to 7 (LCCTR0 to LCCTR7). The LCD display data is stored in the segment output latch.

15.2.1 Registers

Table:15.2.1 shows the LCD control registers.

Table:15.2.1 LCD Control Registers List

Register	Address	R/W	Function	Page
LCDMD1	0x03E90	R/W	LCD mode control register 1	XVI-7
LCDMD2	0x03E91	R/W	LCD mode control register 2	XVI-9
LCDMD3	0x03E92	R/W	LCD mode control register 3	XVI-10
LCCTR0	0x03E93	R/W	LCD output control register 0	XVI-13
LCCTR1	0x03E94	R/W	LCD output control register 1	XVI-13
LCCTR2	0x03E95	R/W	LCD output control register 2	XVI-14
LCCTR3	0x03E96	R/W	LCD output control register 3	XVI-15
LCCTR4	0x03E97	R/W	LCD output control register 4	XVI-16
LCCTR5	0x03E98	R/W	LCD output control register 5	XVI-15
LCCTR6	0x03E99	R/W	LCD output control register 6	XVI-18
LCCTR7	0x03E9A	R/W	LCD output control register 7	XVI-19

R/W: Readable/Writable

[Chapter 15.2.13 Segment Output Latch]

^{*} Address 0x03E70 to 0x03E8B are assigned to the segment output latch.

15.2.2 Mode Control Register 1 (LCDMD1)

The LCD mode control register 1 (LCDMD1) is a 8-bit register that controls LCD clock, LCD panel ON/OFF, and selecting display duty. The value of the LCDMD1 register is initialized at reset.

Table:15.2.2 shows the LCD control registers.

■ Mode Control Register 1 (LCDMD1: 0x03E90, R/W)

Table:15.2.2 LCD Mode Control Register 1

	7	6	5	4	3	2	1	0
Flag	LCDEN	Reserved	LCDTY1	LCDTY0	LCDCK3	LCDCK2	LCDCK1	LCDCK0
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

	Flag	Description			
7	LCDEN	LCD driver circuit start flag 0: Stop 1: Start			
6	Reserved	Always set to "0" *.			
5-4	LCDTY1 LCDTY0	LCD display duty selection 00: 1/4 duty 01: 1/3 duty 10: 1/2 duty 11: Static			
3-0	LCDCK3 LCDCK2 LCDCK1 LCDCK0	LCD clock source selection 0000: fpll/2 ¹¹ 0001: fpll/2 ¹² 0010: fpll/2 ¹³ 0011: fpll/2 ¹⁴ 0100: fpll/2 ¹⁵ 0101: fpll/2 ¹⁶ 0110: fpll/2 ¹⁷ 0111: fpll/2 ¹⁸ 1X00: fx/2 ⁶ 1X11: fx/2 ⁹			



Set bp5 of the low-speed oscillation selection register (XSEL) to "1" before the transition to the slow oscillation mode.



When the LCDEN flag of LCDMD1 register being set, do not change other flags of LCDMDn register to prevent malfunction.



15.2.3 Mode Control Register 2 (LCDMD2)

The LCD mode control register 2 (LCDMD2) is a 8-bit register that controls internal voltage divider circuit ON/ OFF and selecting of internal voltage booster circuit. The value of the LCDMD2 register is initialized at reset.

Table:15.2.3 shows the LCD control registers.

■ Mode Control Register 2 (LCDMD2: 0x03E91, R/W)

Table:15.2.3 LCD Mode Control Register 2

	7	6	5	4	3	2	1	0
Flag	Reserved	Reserved	Reserved	Reserved	LCRHL	LCREN	UPCK	UPEN
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

	Flag	Description
7-4	Reserved	Always set to "0" *.
3	LCRHL	Internal partial pressure resistor type selection 0: Low resistance (V_{LC1} to V_{LC2} , V_{LC2} to V_{LC3} , V_{LC3} to V_{SS} , about 10 k Ω) 1: High resistance (V_{LC1} to V_{LC2} , V_{LC2} to V_{LC3} , V_{LC3} to V_{SS} , about 100 k Ω)
2	LCREN	Internal partial pressure circuit connect selection 0: Unconnected 1: Connected
1-0	Reserved	Always set to "0" *.



15.2.4 Mode Control Register 3 (LCDMD3)

The LCD mode control register 3 (LCDMD3) is a 4-bit register that switches the oscillation dividing circuit and the selection timer. The value of the LCDMD3 register is initialized at reset.

Table:15.2.4 shows the LCD control registers.

■ Mode Control Register 3 (LCDMD3:0x03E92, R/W)

Table:15.2.4 LCD Mode Control Register 3

	7	6	5	4	3	2	1	0
Flag	-	-	-	-	TMSEL3	TMSEL2	TMSEL1	LCDCKSEL
Reset	-	-	-	-	0	0	0	0
Access	-	-	-	-	R/W	R/W	R/W	R/W

	Flag	Description
7-4	-	Always set to "0" *.
3-1	TMSEL3-1	Timer0 to 4, A input selection 000: Timer0 001: Timer1 010: Timer2 011: Timer3 100: Timer4 101: TimerA 11x: Disable
0	LCDCKSEL	Oscillation dividing circuit/selection timer 0: Oscillation dividing circuit 1: Selection timer



15.2.5 Output Control Register 0 (LCCTR0)

The LCD output control register 0 (LCCTR0) is a 2-bit register that switches Port I/O (P84 to P87) and VLC pins (COM0 to COM3) and switches Port I/O (P92 to 94) and VLC pins (V_{LC1} to V_{LC3}). The value of the LCCTR0 register is set port at reset.

■ Output Control Register 0(LCCTR0:0x03E93, R/W)

Table:15.2.5 LCD Output Control Register 0

	7	6	5	4	3	2	1	0
Flag	COMSL3	COMSL2	COMSL1	COMSL0	Reserved	VLC3SL	VLC2SL	VLC1SL
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

	Flag	Description
7	COMSL3	COM3/Port87 selection 0: Port87 1: COM3
6	COMSL2	COM2/Port86 selection 0: Port86 1: COM2
5	COMSL1	COM1/Port85 selection 0: Port85 1: COM1
4	COMSL0	COM0/Port84 selection 0: Port84 1: COM0
3	Reserved	Always set to "0" *
2	VLC3SL	VLC3/Port92 selection 0: Port92 1: VLC3
1	VLC2SL	VLC2/Port93 selection 0: Port91 1: VLC2
0	VLC1SL	VLC1/Port94 selection 0: Port90 1: VLC1



P94(V_{LC1}), P93(V_{LC2}) and P92(V_{LC3}) can be used as a port when using the internal voltage dividing resistor, but LCD display may not have enough brightness depending on panels you used. Because the stabilization capacity can not be connected to outside.

If LCD display can not have enough brightness, use the exeternal voltage dividing resistor.



15.2.6 Output Control Register 1 (LCCTR1)

The LCD output control register 1 (LCCTR1) switches port I/O (P80 to P83, P74 to P77) and segment output (SEG0 to SEG7). At reset, these ports are set to the port.

■ Output Control Register 1(LCCTR1:0x03E94, R/W)

Table:15.2.6 LCD Output Control Register 1

	7	6	5	4	3	2	1	0
Flag	LC1SL7	LC1SL6	LC1SL5	LC1SL4	LC1SL3	LC1SL2	LC1SL1	LC1SL0
Reset	0	0	0	0	0	0	0	0
Access	R/W							

	Flag	Description
7	LC1SL7	SEG7/Port74 selection 0: Port74 1: SEG7
6	LC1SL6	SEG6/Port75 selection 0: Port75 1: SEG6
5	LC1SL5	SEG5/Port76 selection 0: Port76 1: SEG5
4	LC1SL4	SEG4/Port77 selection 0: Port77 1: SEG4
3	LC1SL3	SEG3/Port80 selection 0: Port80 1: SEG3
2	LC1SL2	SEG2/Port81 selection 0: Port81 1: SEG2
1	LC1SL1	SEG1/Port82 selection 0: Port82 1: SEG1
0	LC1SL0	SEG0/Port83 selection 0: Port83 1: SEG0

15.2.7 Output Control Register 2 (LCCTR2)

The LCD output control register 2 (LCCTR2) switches port I/O (P70 to P73, P64 to P67) and segment output (SEG8 to SEG15). At reset, these ports are set to the port.

■ Output Control Register 2(LCCTR2:0x03E95, R/W)

Table:15.2.7 LCD Output Control Register 2

	7	6	5	4	3	2	1	0
Flag	LC2SL7	LC2SL6	LC2SL5	LC2SL4	LC2SL3	LC2SL2	LC2SL1	LC2SL0
Reset	0	0	0	0	0	0	0	0
Access	R/W							

	Flag	Description
7	LC2SL7	SEG15/Port64 selection 0: Port64 1: SEG15
6	LC2SL6	SEG14/Port65 selection 0: Port65 1: SEG14
5	LC2SL5	SEG13/Port66 selection 0: Port66 1: SEG13
4	LC2SL4	SEG12/Port67 selection 0: Port67 1: SEG12
3	LC2SL3	SEG11/Port70 selection 0: Port70 1: SEG11
2	LC2SL2	SEG10/Port71 selection 0: Port71 1: SEG10
1	LC2SL1	SEG9/Port72 selection 0: Port72 1: SEG9
0	LC2SL0	SEG8/Port73 selection 0: Port73 1: SEG8

15.2.8 Output Control Register 3 (LCCTR3)

The LCD output control register 3 (LCCTR3) switches port I/O (P60 toP63, P50 to P53) and segment output (SEG16 to SEG23). At reset, these ports are set to the port.

■ Output Control Register 3 (LCCTR3:0x03E96, R/W)

Table:15.2.8 LCD Output Control Register 3

	7	6	5	4	3	2	1	0
Flag	LC3SL7	LC3SL6	LC3SL5	LC3SL4	LC3SL3	LC3SL2	LC3SL1	LC3SL0
Reset	0	0	0	0	0	0	0	0
Access	R/W							

	Flag	Description
7	LC3SL7	SEG23/Port53 selection 0: Port53 1: SEG23
6	LC3SL6	SEG22/Port52 selection 0: Port52 1: SEG22
5	LC3SL5	SEG21/Port51 selection 0: Port51 1: SEG21
4	LC3SL4	SEG20/Port50 selection 0: Port50 1: SEG20
3	LC3SL3	SEG19/Port60 selection 0: Port60 1: SEG19
2	LC3SL2	SEG18/Port61 selection 0: Port61 1: SEG18
1	LC3SL1	SEG17/Port62 selection 0: Port62 1: SEG17
0	LC3SL0	SEG16/Port63 selection 0: Port63 1: SEG16

15.2.9 Output Control Register 4 (LCCTR4)

The LCD output control register 4 (LCCTR4) switches port I/O (P54 to P57, P44 to P47) and segment output (SEG24 to SEG31). At reset, these ports are set to the port.

■ Output Control Register 4 (LCCTR4:0x03E97, R/W)

Table:15.2.9 LCD Output Control Register 4

	7	6	5	4	3	2	1	0
Flag	LC4SL7	LC4SL6	LC4SL5	LC4SL4	LC4SL3	LC4SL2	LC4SL1	LC4SL0
Reset	0	0	0	0	0	0	0	0
Access	R/W							

	Flag	Description
7	LC4SL7	SEG31/Port44 selection 0: Port44 1: SEG31
6	LC4SL6	SEG30/Port45 selection 0: Port45 1: SEG30
5	LC4SL5	SEG29/Port46 selection 0: Port46 1: SEG29
4	LC4SL4	SEG28/Port47 selection 0: Port47 1: SEG28
3	LC4SL3	SEG27/Port57 selection 0: Port57 1: SEG27
2	LC4SL2	SEG26/Port56 selection 0: Port56 1: SEG26
1	LC4SL1	SEG25/Port55 selection 0: Port55 1: SEG25
0	LC4SL0	SEG24/Port54 selection 0: Port54 1: SEG24

15.2.10 Output Control Register 5 (LCCTR5)

The LCD output control register 5 (LCCTR5) switches port I/O (P40 to P43, P33 to P36) and segment output (SEG32 to SEG39). At reset, these ports are set to the port.

■ Output Control Register 5 (LCCTR5:0x03E98, R/W)

Table:15.2.10 LCD Output Control Register 5

	7	6	5	4	3	2	1	0
Flag	LC5SL7	LC5SL6	LC5SL5	LC5SL4	LC5SL3	LC5SL2	LC5SL1	LC5SL0
Reset	0	0	0	0	0	0	0	0
Access	R/W							

	Flag	Description
7	LC5SL7	SEG39/Port33 selection 0: Port33 1: SEG39
6	LC5SL6	SEG38/Port34 selection 0: Port34 1: SEG38
5	LC5SL5	SEG37/Port35 selection 0: Port35 1: SEG37
4	LC5SL4	SEG36/Port36 selection 0: Port36 1: SEG36
3	LC5SL3	SEG35/Port40 selection 0: Port40 1: SEG35
2	LC5SL2	SEG34/Port41 selection 0: Port41 1: SEG34
1	LC5SL1	SEG33/Port42 selection 0: Port42 1: SEG33
0	LC5SL0	SEG32/Port43 selection 0: Port43 1: SEG32

15.2.11 Output Control Register 6 (LCCTR6)

The LCD output control register 6 (LCCTR6) switches port I/O (P30 to P32, P12 to P16) and segment output (SEG40 to SEG47). At reset, these ports are set to the port.

■ Output Control Register 6 (LCCTR6:0x03E99, R/W)

Table:15.2.11 LCD Output Control Register 6

	7	6	5	4	3	2	1	0
Flag	LC6SL7	LC6SL6	LC6SL5	LC6SL4	LC6SL3	LC6SL2	LC6SL1	LC6SL0
Reset	0	0	0	0	0	0	0	0
Access	R/W							

	Flag	Description
7	LC6SL7	SEG47/Port12 selection 0: Port12 1: SEG47
6	LC6SL6	SEG46/Port13 selection 0: Port13 1: SEG46
5	LC6SL5	SEG45/Port14 selection 0: Port14 1: SEG45
4	LC6SL4	SEG44/Port15 selection 0: Port15 1: SEG44
3	LC6SL3	SEG43/Port16 selection 0: Port16 1: SEG43
2	LC6SL2	SEG42/Port30 selection 0: Port30 1: SEG42
1	LC6SL1	SEG41/Port31 selection 0: Port31 1: SEG41
0	LC6SL0	SEG40/Port32 selection 0: Port32 1: SEG40

15.2.12 Output Control Register 7 (LCCTR7)

The LCD output control register 7 (LCCTR7) switches port I/O (P10 to P11, P20 to P24) and segment output (SEG48 to SEG54). At reset, these ports are set to the port.

■ Output Control Register 7 (LCCTR5:0x03E9A, R/W)

Table:15.2.12 LCD Output Control Register 7

	7	6	5	4	3	2	1	0
Flag	-	LC7SL6	LC7SL5	LC7SL4	LC7SL3	LC7SL2	LC7SL1	LC7SL0
Reset	-	0	0	0	0	0	0	0
Access	-	R/W						

	Flag	Description
-	-	-
6	LC7SL6	SEG54/Port20 selection 0: Port20 1: SEG54
5	LC7SL5	SEG53/Port21 selection 0: Port21 1: SEG53
4	LC7SL4	SEG52/Port22 selection 0: Port22 1: SEG52
3	LC7SL3	SEG51/Port23 selection 0: Port23 1: SEG51
2	LC7SL2	SEG50/Port24 selection 0: Port24 1: SEG50
1	LC7SL1	SEG49/Port10 selection 0: Port10 1: SEG49
0	LC7SL0	SEG48/Port11 selection 0: Port11 1: SEG48

15.2.13 Segment Output Latch

A 4-bit latch is allocated per segment. Bit0 and bit4 are read out at the timing of COM0, bit1 and bit5 are read out at the timing of COM1, bit2 and bit6 are read out at the timing of COM2, and bit3and bit7 are read out at the timing of COM3. If a bit points "1", the segment pin outputs the "selected voltage", and if a bit points "0", the segment pin outputs "non-selected voltage".

The assigned address are 0x03E70 to 0x03E8B, and segment output latch value is indefinite at reset.

Figure: 15.2.1 shows the matching of the segment output latch and the segment/common pins.




Figure:15.2.1 Matching of the Segment Output Latch and the Segment/Common Pins

15.3 Operation

15.3.1 Operation

The LCD driver is capable of static display and dynamic display (1/2 duty 1/2 bias, 1/3 duty 1/3 bias, 1/4 duty 1/3 bias) through the segment output pins (SEG0 to SEG54) and the common output pins (COM0 to COM3).

■ The LCD driver circuit operation

The LCD driver circuit generates the timing signals, which are necessary for controlling 1/2 duty, 1/3 duty, 1/4 duty and static, at the timing control circuit, based on the LCD clock divided by the prescaler, and supplies them to the common driver and the multiplexer.

The common driver outputs the common signals which are necessary for the LCD display, based on the voltage from the LCD power supply. When the LCD is OFF Vss is output and the potential difference between the LCD electrodes becomes 0 V.

The multiplexer selects the segment output latched data in response to the signal from the timing control circuit and supplies it to the segment driver. The segment driver converts the content of the segment output latch into the signals, which is capable of driving the LCD, based on the voltage supplied to LCD power supply, then outputs the segment signal.

When the LCD is OFF Vss is output and the potential difference between the LCD electrodes becomes 0 V.



At reset, common pins and segment pins become high impedance. Therefore, when reset input from external sources is long, there could be some adverse effects such as blinks of the LCD display.



In STOP mode, supplies from the main clocks is stopped, and the LCD drive cannot be operated. Set "0" to the enable flag of the LCD driver circuit before entering STOP mode.



Set bp5 of the low-speed oscillation selection register (XSEL) to "1" before the transition to the slow oscillation mode.

15.3.2 Power Supply

The driver power pins are V_{LC1} , V_{LC2} and V_{LC3} . The voltage divider resistor to divide voltage for LCD drive. There are four ways to supply voltage to the LCD driver; to supply voltage to the V_{LC1} , V_{LC2} and V_{LC3} pins from external source (when external voltage divider resistor is used) and to supply voltage to V_{LC1} pin from external source and use internal divider resistor,.

The power source for LCD drive and V_{DD5} power supply for the micro controller are separated so that the voltage V_{LCD} for LCD panel drive can be used at higher voltage than the V_{DD5} power supply (usable at $V_{LCD} \le V_{DD5} \le 5.5 \text{ V}$).

The LCD driver voltage supplied through the LCD driver power pins (V_{LC1} , V_{LC2} and V_{LC3}) is converted by the LCD clock signal and the timing control signal, and then supplied to the segment driver and the common driver.

Table:15.3.1 Supplying LCD drive voltage (In using 1/3 bias)

Supplying voltage		Reference voltage supplying pin	Description
1	Supply the drive voltage directly	V _{LC1} V _{LC2} V _{LC3}	Supply voltage to VLC1, VLC2, VLC3 pins externally.
2	Use the external dividing resistor	V _{LC1} V _{LC2} V _{LC3}	Supply the reference voltage to VLC1 pin externally and generate VLC2, VLC3 potentials at the external resistor divider, then supply the voltage to each pin.
3	Use the internal dividing resistor	V _{LC1}	Supply the reference voltage to VLC1 externally and generate VLC2, VLC3 potentials by using the internal resistor.,

■ Supplying voltage with the external voltage divider resistor

Supply the voltage as shown in Table:15.3.2.

Table:15.3.2 LCD Power Supply

	Static	1/2 bias	1/3 bias
V _{LC1}	V _{LCD} + V _{SS}	V _{LCD} + V _{SS}	V _{LCD} + V _{SS}
V _{LC2}		1/2V _{LCD} + V _{SS}	$2/3V_{LCD} + V_{SS}$
V _{LC3}	V _{SS}		1/3V _{LCD} + V _{SS}

 V_{LCD} : LCD panel driver voltage (Maximum voltage to the LCD panel)




Use the LCD panel driver voltage at $V_{\text{LCD}} \leq V_{\text{DD5}} \leq 5.5 \ V.$

Figure:15.3.1 shows example of the LCD power supply connection.

Stabilization condenser C for LCD power supply is recommended to be $C=0.1~\mu F$.

(a)Static (VDD5=VLCD)



(b)1/3duty 1/3bias, 1/4duty 1/3bias (VDD5=VLCD)




Figure:15.3.1 LCD Power Supply Connection (When using External Voltage Divider Resistors)



1.In Figure:15.3.1, current always flows through the voltage divider resistors. The following connection is used to cut the current flowing through these dividing resistors. (at $V_{LC1} = V_{DD5}$)




Figure:15.3.2 LCD Power Supply Connection (In external voltage divider)

- (1)The voltage difference of the opposite ends of devided resistor R is generated by outputting Port to V_{SS} in LCD driver, and the divided voltage is input to each of V_{LC1} to V_{LC3} .
- (2)When LCD driver is stopped, the voltage difference of the opposite ends of devided resistor R become equalized and the current to flow to devided resistor R can be cut.
- 2.The LCD power supply V_{LC1} to V_{LC3} is supplied as shown in the following Figure:15.3.3.

 V_{LCD} value varies depending on the type of LCD. Refer to the specifications of LCD for the appropriate value.

$$V_{LC1} = V_{LCD} + V_{SS}$$

 $V_{LC2} = 2/3 V_{LCD} + V_{SS}$
 $V_{LC3} = 1/3 V_{LCD} + V_{SS}$

Usually V_{DD5} - Vss are divided by resistors and supplied to the LCD.

Standard resistance voltage ranges from tens to several hundreds kW.

In Figure:15.3.3, a bypass capacitor C (about 0.1 μF) is used to lower the impedance of power supply.




Figure:15.3.3 Supplying Voltage to V_{LC1} to V_{LC3}

Supplying voltage when using the internal voltage divider circuit

Supply the voltage as shown in Table:15.3.3.

Table:15.3.3 LCD voltage when using the internal voltage dividing resistor

	Static	1/2 bias	1/3 bias	
V _{LC1}	Not used	V_{LCD}	V_{LCD}	
V _{LC2}		Connect V _{LC2} to V _{LC3}	(2/3 V _{LCD} is output.)	
V _{LC3}		(1/2 V _{LCD} is output.)	(1/3 V _{LCD} is output.)	



When internal divider resistor is used, voltages of V_{LC1} , V_{LC2} and V_{LC3} could be dropped depending on used LCD panel and that may lower the brightness of LCD display. Use the external divider resistor when this happens.



P94(V_{LC1}), P93(V_{LC2}) and P92(V_{LC3}) can be used as a port when using the internal voltage dividing resistor, but LCD display may not have enough brightness depending on panels you used. Because the stabilization capacity can not be connected to outside.

If LCD display can not have enough brightness, connect the stabilization capacity or use the exeternal voltage dividing resistor.




The internal dividing resistor is formed as connecting to between V_{LC1} and V_{LC2} , V_{LC2} and V_{LC3} , V_{LC3} and V_{SS} .

In the selection of the internal dividing resistor type, when low resistor is selected, about 10 $k\Omega$ resistor is connected between V_{LC1} and V_{LC2} , V_{LC2} and V_{LC3} , V_{LC3} and V_{SS} . When high resistor is selected, about 100 $k\Omega$ resistor is connected each pin.

When low resistor is selected

When high resistor is selected






Figure:15.3.4 Configuration and Resistor Value of Internal Dividing Resistor

15.3.3 Frame Cycle

■ Setup of the LCD frame cycle

The clock fpll or fx is divided by the prescaler and supplied as the LCD clock. Set the LCD clock with bit0 to bit3 and set the LCD frame cycle with bit4 to bit5 of the LCDMD1 register. Figure:15.3.5 shows reference input frequencies and the matching of the LCD clock and the LCD frame cycle.

					In	put freque	ncy				
Input cloci	duty	10 MHz		8 MHz		4 MHz		2 MHz		32.76	8 kHz
LCDCK3 to 0	LCDTY1 to 0	LCD dock	frame	LCD clock	frame	LCD clock	frame	LCD dock	frame	LCD ckock	frame
	00 (1/4 duty)	4883 Hz	1221 Hz		977 Hz	1953 Hz	488 Hz		244 Hz		
0000	01 (1/3 duty)		1628 Hz	3906Hz	1302 Hz		651 Hz	977 Hz	326 Hz		
(OSC1/2 ¹¹)	10 (1/2 duty)	4003 FIZ	2441 Hz	390602	1953 Hz		977 Hz		488 Hz		
	11 (static)		4883 Hz		3906 Hz		1953 Hz		977 Hz		
	00 (1/4 duty)		610 Hz		488 Hz		244 Hz		122 Hz		
0001	01 (1/3 duty)	044411-	814 Hz	1953 Hz	651 Hz	977 Hz	326 Hz	488 Hz	163 Hz		
(OSC1/2 ¹²)	10 (1/2 duty)	2441 Hz	1221 Hz		977 Hz		488 Hz		244 Hz		
	11 (static)		2441 Hz		1953 Hz		977 Hz		488 Hz		
	00 (1/4 duty)		305 Hz		244 Hz		122 Hz		61 Hz		
0010	01 (1/3 duty)	4004 11-	407 Hz	077 -	326 Hz	400 -	163 Hz	04411-	81 Hz		
(OSC1/2 ¹³)	10 (1/2 duty)	1221 Hz	610 Hz	977 Hz	488 Hz	488 Hz	244 Hz	244 Hz	122 Hz		
	11 (static)		1221 Hz		977 Hz		488 Hz		244 Hz		
	00 (1/4 duty)		153 Hz		122 Hz		61 Hz		31 Hz		
0011	01 (1/3 duty)		203 Hz	400 11	163 Hz	04417	81 Hz	400.11	41 Hz		
(OSC1/2 ¹⁴)	10 (1/2 duty)	610 Hz	305 Hz	488 Hz	244 Hz	244 Hz	122 Hz	122 Hz	61 Hz		
	11 (static)		610 Hz		488 Hz		244 Hz		122 Hz		
	00 (1/4 duty)		76 Hz		61 Hz		31 Hz		15 Hz		
0100	01 (1/3 duty)	Ī	102 Hz		81 Hz	122 Hz	41 Hz	61 Hz 20 Hz 31 Hz 61 Hz	20 Hz]	
(OSC1/2 ¹⁵)	10 (1/2 duty)	305 Hz	153 Hz	244 Hz	122 Hz		61 Hz		31 Hz		
	11 (static)	1	305 Hz		244 Hz		122 Hz				
	00 (1/4 duty)		38 Hz		31 Hz	61 Hz	15 Hz		8 Hz		
0101	01 (1/3 duty)	153 Hz	51 Hz	122 Hz	41 Hz		20 Hz	31 Hz	10 Hz	1	
(OSC1/2 ¹⁶)	10 (1/2 duty)		76 Hz		61 Hz		31 Hz		15 Hz		
	11 (static)		153 Hz		122 Hz		61 Hz		31 Hz		
	00 (1/4 duty)		19 Hz		15 Hz		8 Hz		4 Hz		
0110	01 (1/3 duty)	1	25 Hz	61 Hz	20 Hz	31 Hz	10 Hz	15 Hz	5 Hz	1	
(OSC1/2 ¹⁷)	10 (1/2 duty)	76 Hz	38 Hz		31 Hz		15 Hz		8 Hz		
	11 (static)	1	76 Hz		61 Hz		31 Hz		15 Hz		
	00 (1/4 duty)		10 Hz		8 Hz		4 Hz		2 Hz		
0111	01 (1/3 duty)	38 Hz	13 Hz		10 Hz	15 11-	5 Hz		3 Hz	1	
(OSC1/2 ¹⁸)	10 (1/2 duty)		19 Hz	31 Hz	15 Hz		8 Hz	8 Hz	4 Hz		
	11 (static)	1	38 Hz		31 Hz		15 Hz		8 Hz		
	00 (1/4 duty)				$\overline{}$				$\overline{}$		128 I
1X00	01 (1/3 duty)	1									171 H
$(XI/2^6)$	10 (1/2 duty)	1 /							512 Hz	256 H	
	11 (static)										512 H
	00 (1/4 duty)		$\overline{}$		$\overline{}$				$\overline{}$	1	64 H
1X01	01 (1/3 duty)	1									85 H
(XI/2 ⁷)	10 (1/2 duty)	1 /							256 Hz	128 H	
	11 (static)	1/									256 H
1X10 (XI/2 ⁸)	00 (1/4 duty)	Í									32 I
	01 (1/3 duty)	1									43 H
	10 (1/2 duty)	/				/	_ _/	/		128 Hz	64 H
	11 (static)	1/									128 H
1X11 (XI/2 ⁹)	00 (1/4 duty)	ľ	$\overline{}$				$\overline{}$		$\overline{}$		16 1
	01 (1/3 duty)	1									21 F
	10 (1/2 duty)	1 /				/			64 Hz	32 H	
	11 (static)	1 /						/			64 H

Figure:15.3.5 Input Frequency and the LCD Clock

Setup example of the internal voltage dividing resistor

An example of setup procedure to display "23" on a 8 segment type LCD panel in 1/4 duty, 1/3 bias with both segment signals (SEG0 to SEG3) and common signals (COM0 to COM3) by using internal voltage dividing circuit is shown below.

Refer to XV-25. Figure:15.3.2 for the LCD power supply connection. Refer to [Chapter 15 15.4 Display] for connection of LCD panel.

Setup Procedure	Description
(1) Select the internal voltage dividing resistor LCDMD2 (0x03E91) bp3 : LCRHL = 1	(1) Set the LCRHL flag of the LCD mode control register 2 (LCDMD2) to "1" to set the internal voltage dividing resistor to "high resistor".
(2) Select the internal voltage dividing resistor connection LCDMD2 (0x03E91) bp2 : LCREN = 1	(2) Set the LCREN flag of the LCD mode control register 2 (LCDMD2) to "1" to connect the internal voltage dividing resistor between V _{LC1} and V _{LC2} , V _{LC2} and V _{LC3} , V _{LC3} and Vss.
(3) Set the pins	(3) Set COMSL3 to 0 flags of the LCD mode control register 0 (LCCTR0) to "1111" to set up the common segment 3 to 0. Set LC1SL3 to 0 flags of the LCD output control register 1 (LCCTR1) to "1111" to set up the segment pins 3 to 0.
(4) Select the LCD clock source LCDMD1 (0x03E90) bp3-0 : LCDCK3-0 = 0111	(4) Select fpll/2 ¹⁸ as the LCD clock source by LCDCK3 to 0 flags of the LCD mode control register 1 (LCDMD1).
(5) Select the LCD display duty LCDMD1 (0x03E90) bp5-4 : LCDTY1-0 = 00	(5) Set LCDTY1 to 0 flags of the LCD mode control register 1 (LCDMD1) to "00" to set the display duty to 1/4 duty.
(6) Set the LCD panel display data 0x03E70 = 0x5E 0x03E71 = 0x7C	(6) Set up the display data on the address 0x03E70, 0x03E71 of the segment output latch. [Chapter 15 15.4 Display]
(7) Start the LCD drive circuit LCDMD1 (0x03E90) bp7 : LCDEN = 1	(7) Set the LCDEN flag of the LCD mode control register 1 (LCDMD1) to "1" to start the LCD driver circuit.




If internal voltage booster circuit is used, voltage of V_{LC1} , V_{LC2} and V_{LC3} may be dropped depending on the load of used LCD panel and that may lower the brightness of LCD display. In this case, set the internal voltage dividing resistor selection bit of the LCD mode control register 2 (LCDMD2) to "0" to select the low resistor. By selecting the low resistor, the current supply capability increases.

15.4 Display

15.4.1 to 15.4.8 show example of connections, display and waveforms of the LCD panel in these condition; in 1/2 duty, 1/3 duty, 1/4 duty and static.

15.4.1 Static

■ Static



S:selected voltage N:non-selected voltage

VLCD:LCD driver voltage

On static COM(COM0) always outputs selected voltage.




Figure:15.4.1 LCD Display in Static

15.4.2 Setup Example (Static)

■ Setup example of the LCD (static)


An example of setup procedure to display "23" with both segment signals (SEG0 to SEG7) and common signals (COM0), using an external divider resistor is shown below. [Chapter 15 15.4.1 Static]


Clock source fpll = 4 MHz, a LCD clock source fpll/ $2^{15} = 122$ Hz, and flame cycle = 122 Hz are selected in this example.

Setup Procedure	Description
(1) Stop the LCD operation LCDMD1(0x03E90) bp7 :LCDEN = 0	(1) Set "0" to the LCDEN flag of the LCD mode control register (LCDMD1) to stop the LCD operation.
(2) Setup the display duty LCDMD1(0x03E90) bp5-4 :LCDDTY1-0= 11	(2) Set "11" to the LCDTY1 to LCDTY0 flags of the LCD mode control register (LCDMD1) to enter the static drive mode.
(3) Select the LCD clock source LCDMD1(0x03E90) bp3-0 :LCDCK3-0 = 0100	(3) Select fpll/2 ¹⁵ as a LCD clock source with LCDCK3 to LCDCK0 flags of the LCD mode control register (LCDMD1).
(4) Select the segment output/port pin Select the common output/port pin LCCTR0(0x03E93) bp4 :COMSL0 = 1 LCCTR1(0x03E94) bp7-0 :LC1SL7-0 = 11111111	(4) Select SEG0 to SEG7 and COM0 with the output control register 0 (LCCTR0) and the output control register 1 (LCCTR1).
(5) Setup the LCD panel display data Segment output latch SEG1-0 (0x03E70) = 0x00 Segment output latch SEG3-2 (0x03E71) = 0x11 Segment output latch SEG5-4 (0x03E72) = 0x10 Segment output latch SEG7-6 (0x03E73) = 0x11	(5) Display "23" on the display panel with the address 0x03E70 to 0x03E73 of the segment output latch SEG7 to SEG0. [Chapter 15 15.4.1 Static]
(6) Start the LCD operation LCDMD1(0x03E90) bp7 :LCDEN = 1	(6) Set "1" to the LCDEN flag of the LCD mode control register (LCDMD1) to start the LCD operation.

15.4.3 1/2 Duty

■ 1/2 Duty





S:selected voltage N:non-selected voltage VLCD:LCD driver voltage




Figure:15.4.2 LCD Display (1/2 Duty)

15.4.4 Setup Example (1/2 duty)

■ Setup example of the LCD (1/2 duty)


An example of setup procedure to display "23" with both segment signals (SEG0 to SEG7) and common signals (COM0 to COM1), using an external divider resistor is shown below. [Chapter 15 15.4.3 1/2 Duty]


Clock source fpll = 4 MHz, a LCD clock source fpll/ 2^{15} = 122 Hz, and flame cycle = 61 Hz are selected in this example.

Setup Procedure	Description
(1) Stop the LCD operation LCDMD1(0x03E90) bp7 :LCDEN = 0	(1) Set "0" to the LCDEN flag of the LCD mode control register (LCDMD1) to stop the LCD operation.
(2) Setup the display duty LCDMD1(0x03E90) bp5-4 :LCDTY1-0= 10	(2) Set the LCDTY1 to LDCTY0 flags of the LCD mode control register (LCDMD1) to "10" to drive 1/2 duty.
(3) Select the LCD clock source LCDMD1(0x03E90) bp3-0 :LCDCK3-0 = 0100	(3) Select fpll/2 ¹⁵ as a LCD clock source with LCDCK3 to LCDCK0 flags of the LCD mode control register (LCDMD1).
(4) Select the segment output/port pin Select the common output/port pin LCCTR0(0x03E93) bp5-4: COMSL1-0 = 11 LCCTR1(0x03E94) bp7-0: LC1SL7-0 = 11111111	(4) Select the SEG7 to SEG0 and COM1 to COM0 with the LCD output control register (LCCTR1).
(5) Setup the LCD panel display data Segment output latch SEG1-0 (0x03E70) = 0x31 Segment output latch SEG3-2 (0x03E71) = 0x22 Segment output latch SEG5-4 (0x03E72) = 0x30 Segment output latch SEG7-6 (0x03E73) = 0x32	(5) Display "23" on the display panel with the address 0x03E70 to 0x03E73 of the segment output latch SEG7 to SEG0. [Chapter 15 15.4.3 1/2 Duty]
(6) Start the LCD operation LCDMD1(0x03E90) bp7 :LCDEN = 1	(6) Set "1" to the LCDEN flag of the LCD mode control register (LCDMD1) to start the LCD operation.

15.4.5 1/3 Duty

■ 1/3 Duty





S:selected voltage N:non-selected voltage VLCD:LCD driver voltage




Figure:15.4.3 LCD Display (1/3 duty)

15.4.6 Setup Example (1/3 Duty)

■ Setup example of the LCD (1/3 duty)


An example of setup procedure to display "23" with both segment signals (SEG0 to SEG7) and common signals (COM0 to COM2), using an external divider resistor is shown below. [Chapter 15 15.4.5 1/3 Duty]


Clock source fpll = 4 MHz, a LCD clock source fpll/ 2^{15} = 122 Hz, and flame cycle = 41 Hz are selected in this example.

Setup Procedure	Description
(1) Stop the LCD operation LCDMD1(0x03E90) bp7 :LCDEN = 0	(1) Set "0" to the LCDEN flag of the LCD mode control register (LCDMD1) to stop the LCD operation.
(2) Setup the display duty LCDMD1(0x03E90) bp5-4 :LCDTY1-0= 01	(2) Set the LCDTY1 to LCDTY0 flags of the LCD mode control register (LCDMD1) to "01" to drive 1/3 duty.
(3) Select the LCD clock source LCDMD1(0x03E90) bp3-0 :LCDCK3-0 = 0100	(3) Select fpll/2 ¹⁵ as a LCD clock source with LCDCK3 to0 LCDCK0 flags of the LCD mode control register (LCDMD1).
(4) Select the segment output/port pin Select the common output/port pin LCCTR0(0x03E93) bp2-0 :COMSL2-0 = 111 bp6-4 :LC1SL2-0 = 111	(4) Select the SEG5 to SEG0 and COM2 to COM0 with the LCD output control register (LCCTR1).
(5) Setup the LCD panel display data Segment output latch SEG1-0 (0x03E70) = 0x76 Segment output latch SEG3-2 (0x03E71) = 0x40 Segment output latch SEG5-4 (0x03E72) = 0x27	(5) Display "23" on the display panel with the address 0x03E70 to 0x03E72 of the segment output latch SEG7 to SEG0. [Chapter 15 15.4.5 1/3 Duty]
(6) Start the LCD operation LCDMD1(0x03E90) bp7 :LCDEN = 1	(6) Set "1" to the LCDEN flag of the LCD mode control register (LCDMD1) to start the LCD operation.

15.4.7 1/4 duty

■ 1/4 duty





S:selected voltage N:non-selected voltage VLCD:LCD driver voltage




Figure:15.4.4 LCD Display (1/4 Duty)

15.4.8 Setup Example (1/4 duty)

■ Setup example of the LCD (1/4 duty)

An example of setup procedure to display 8-shaped 2figures "23" with both segment signals (SEG0 to SEG4) and common signals (COM0 to COM3) in 1/4 duty, 1/3 bias, using an external divider resistor is shown below.

[Chapter 15 15.4.7 1/4 duty]

Clock source fpll = 4 MHz, LCD clock source fpll/ 2^{15} = 122 Hz, and flame cycle = 31 Hz are selected in this example.

Setup Procedure	Description
(1) Stop the LCD operation LCDMD1(0x03E90) bp7 :LCDEN = 0	(1) Set "0" the LCDEN flag of the LCD mode control register (LCDMD1) to stop the LCD operation.
(2) Setup the display duty LCDMD1(0x03E90) bp5-4 :LCDTY1-0= 00	(2) Set the LCDTY1 to LCDTY0 of the LCD mode control register (LCDMD1) to "00" to drive 1/4 duty.
(3) Select the LCD clock source LCDMD1(0x03E90) bp3-0 :LCDCK3-0 = 0100	(3) Select fpll/2 ¹⁵ as the LCD clock source with LCDKC3 to LCDCK0 flags of the LCD mode control register (LCDMD1).
(4) Select the segment output/port pin Select the common output/port pin LCCTR0(0x03E93) bp7-4 :COMSL3-0 = 1111 LCCTR1(0x03E94) bp3-0 :LC1SL3-0 = 1111	(4) Select SEG0 to SEG3 and COM0 to COM3 with the output control register0 (LCCTR0) and the output control register1 (LCCTR1).
(5) Setup the LCD panel display data Segment output latch SEG1-0 (0x03E70) = 0x5E Segment output latch SEG3-2 (0x03E71) = 0x7C	(5) Display "23" on the display panel with the address 0x03E70 to 0x03E71 of the segment output latch SEG0 to SEG7. [Chapter 15 15.4.7 1/4 duty]
(6) Start the LCD operation LCDMD1(0x03E90) bp7:LCDEN = 1	(6) Set "1" to the LCDEN flag of the LCD mode control register (LCDMD1) to start the LCD operation.

16.1 Automatic Transfer Controller

16.1.1 Overview

This LSI contains an automatic transfer controller (ATC) that uses 2 direct memory accesses (DMA) to transfer the contents of the whole memory space (1 MB) using the hardware. This ATC block is called ATC0 or ATC1.

ATCn is activated by an interrupt or a flag set by the software. Once this occurs, even if it is in the middle of executing an instruction, the microcontroller waits for a time when it can release the bus, stops normal operation, and transfers bus control to ATCn. ATCn then uses the released bus for the hardware data transfer.

The software sets the activation factor in ATCn control register 1 (ATnCNT1), then data transfer begins when the ATnACT flag in ATCn control register 0 (ATnCNT0) is set to "1". ATnACT flag is automatically cleared to "0" when ATCn is activated.

The transfer data counter (ATnTRC) determines the number of transfers that ATCn makes, up to a maximum of 255 times. There are also 16 transfer modes, set in ATCn control register 0 (ATnCNT0).



The interrupt enable flag (xxxIE) for interrupt as a trigger factor needs not to be set. This is because the automatic data transfer occurs in the hardware without going through an interrupt service routine. If the interrupt enable flag (xxxIE) is set for the type of interrupt ATCn, hardware handling of a regular interrupt is generated after the automatic transfer ends.



"n" in [Chapter 16 Automatic Transfer Controller] means serial number 0 to 1.



The order of an interrupt acceptace may be changed by software when setting each interrupt is set as a trigger factor of ATC1, a trigger factor interrupt and an interrupt level of ATC1 interrupt (ATC1IRQ) are in same level.

To prevent this, set each interrupt level differently.



ATC1 can't be used in standby mode (HALT mode and STOP mode).

ATC1 starts the data transfer after recovering CPU operation mode when ATC1 actication factor is generated in standby mode

16.1.2 Functions

Table:16.1.1 provides a list of the ATCn trigger factors and transfer modes.

■ ATCn Trigger Factors

Table:16.1.1 ATCn Trigger Factors

Trigger	External interrupt 0
Factors	External interrupt 1
	External interrupt 2
	External interrupt 3
	Timer 0 interrupt
	Timer 1 interrupt
	Timer 2 interrupt
	Timer 3 interrupt
	Timer 7 interrupt
	Timer 7 capture trigger
	Serial 0 transmission buffer empty, Serial 0 transmission complete interrupt *1
	Serial 1 transmission buffer empty, Serial 1 transmission complete interrupt *1
	Serial 2 transmission buffer empty, Serial 2 transmission complete interrupt *1
	Serial 3 transmission buffer empty, Serial 3 transmission complete interrupt *1
	Serial 4 transmission complete interrupt, A/D converter interrupt *1
	Software startup

^{*1} Only ATC1 can select Serial 0 to 4 transmission complete interrupt.

Transfer Modes

Table:16.1.2 Transfer Modes

Transfer	Transfe	er Direction (*)			Pointer Incren	nent Control	Transfer Operation
Mode	cycle	Source Address	\rightarrow	Destination Address	ATnMAP0	ATnMAP1	
Transfer mode 0		ATnMAP0	\rightarrow	ATnMAP1 (I/O area)	-	-	1-byte data transfer
Transfer mode 1		ATnMAP1 (I/O area)	\rightarrow	ATnMAP0	-	-	1-byte data transfer
Transfer mode 2		ATnMAP0	\rightarrow	ATnMAP1 (I/O area)	ATnMAP0+1	-	1-byte data transfer
Transfer mode 3		ATnMAP1 (I/O area)	\rightarrow	ATnMAP0	ATnMAP0+1	-	1-byte data transfer
Transfer mode 4	1st 2nd	ATnMAP0 ATnMAP0 [=ATnMAP0+1]		ATnMAP1 ((I/O area : even ADR) ATnMAP1 (I/O area : odd ADR)	ATnMAP0+1 ATnMAP0+1	-	1-word data transfer (An even address must be set in ATnMAP1)
Transfer mode 5	1st 2nd	ATnMAP1 (I/O area : even ADR) ATnMAP1 (I/O area : odd ADR)		ATnMAP0 ATnMAP0 [=ATnMAP0+1]	ATnMAP0+1 ATnMAP0+1	-	1-word data transfer (An even address must be set in ATnMAP1)
Transfer mode 6	1st 2nd	ATnMAP1 (I/O area) ATnMAP0 [=ATnMAP0+1]		ATnMAP0 ATnMAP1 (I/O area)	ATnMAP0+1 ATnMAP0+1	-	Two 1-byte data transfers
Transfer mode 7	1st 2nd	ATnMAP1 (I/O area) ATnMAP0 [=ATnMAP0+1]		ATnMAP0 ATnMAP1 (I/O area)	ATnMAP0+1	-	Two 1-byte data transfers
Transfer mode 8	1st 2nd	ATnMAP1 (I/O area : even ADR) ATnMAP0 [=ATnMAP0+1]	$\overset{\rightarrow}{\rightarrow}$	ATnMAP0 ATnMAP1 (I/O area : odd ADR)	ATnMAP0+1 ATnMAP0+1	-	Two 1-byte data transfers (An even address must be set in ATnMAP1)
Transfer mode 9	1st 2nd	ATnMAP1 (I/O area : even ADR) ATnMAP0 [=ATnMAP0+1]	$\stackrel{\rightarrow}{\rightarrow}$	ATnMAP0 ATnMAP1 (I/O area : odd ADR)	ATnMAP0+1	-	Two 1-byte data transfers (An even address must be set in ATnMAP1)
Transfer mode A		ATnMAP0	\rightarrow	ATnMAP1	-	-	1-byte data transfer (whole memory area)
Transfer mode B		ATnMAP1	\rightarrow	ATnMAP0	-	-	1-byte data transfer (whole memory area)
Transfer mode C		ATnMAP0	\rightarrow	ATnMAP1	ATnMAP0+1	ATnMAP1+1	1-byte data transfer (whole memory area)
Transfer mode D		ATnMAP1	\rightarrow	ATnMAP0	ATnMAP0+1	ATnMAP1+1	1-byte data transfer (whole memory area)
Transfer mode E		ATnMAP0	\rightarrow	ATnMAP1	ATnMAP0+1	ATnMAP1+1	Burst transfer (continues until ATnTCR=0)
Transfer mode F		ATnMAP1	\rightarrow	ATnMAP0	ATnMAP0+1	ATnMAP1+1	Burst transfer (continues until ATnTCR=0)

(*) When a memory pointer points to the I/O space, only the lower 8 bits of the pointer are valid.



Change the ATC1 activation factor and the transfer mode while ATC1 transfer is disabled (AT1EN flag of the AT1CNT register is "0").

16.1.3 Block Diagram




Figure:16.1.1 ATCn Block Diagram

16.2 Control Registers

16.2.1 Registers

Table:16.2.1 shows the registers used to control ATCn.

Table:16.2.1 ATC0 Control Registers

	Register	Address	R/W	Function	Page
ATC0	AT0CNT0	0X03EC0	R/W	ATC0 control register 0	XVII-7
	AT0CNT1	0X03EC1	R/W	ATC0 control register 1	XVII-9
	AT0TRC	0X03EC2	R/W	ATC0 transfer data counter	XVII-10
	AT0MAPOL	0X03EC3	R/W	ATC0 memory pointer 0 (lower 8 bits)	XVII-11
	AT0MAPOM	0X03EC4	R/W	ATC0 memory pointer 0 (middle 8 bits)	XVII-11
	AT0MAPOH	0X03EC5	R/W	ATC0 memory pointer 0 (upper 4 bits)	XVII-11
	AT0MAP1L	0X03EC6	R/W	ATC0 memory pointer 1 (lower 8 bits)	XVII-12
	AT0MAP1M	0X03EC7	R/W	ATC0 memory pointer 1 (middle 8 bits)	XVII-12
	AT0MAP1H	0X03EC8	R/W	ATC0 memory pointer 1 (upper 4 bits)	XVII-12

R/W: Readable / Writable

Table:16.2.2 ATC1 Control Registers

	Register	Address	R/W	Function	Page
ATC1	AT1CNT0	0X03ED0	R/W	ATC1 control register 0	XVII-7
	AT1CNT1	0X03ED1	R/W	ATC1 control register 1	XVII-9
	AT1TRC	0X03ED2	R/W	ATC1 transfer data counter	XVII-10
	AT1MAPOL	0X03ED3	R/W	ATC1 memory pointer 0 (lower 8 bits)	XVII-11
	AT1MAPOM	0X03ED4	R/W	ATC1 memory pointer 0 (middle 8 bits)	XVII-11
	AT1MAPOH	0X03ED5	R/W	ATC1 memory pointer 0 (upper 4 bits)	XVII-11
	AT1MAP1L	0X03ED6	R/W	ATC1 memory pointer 1 (lower 8 bits)	XVII-12
	AT1MAP1M	0X03ED7	R/W	ATC1 memory pointer 1 (middle 8 bits)	XVII-12
	AT1MAP1H	0X03ED8	R/W	ATC1 memory pointer 1 (upper 4 bits)	XVII-12

R/W: Readable / Writable

■ ATCn Control Register 0 (AT0CNT0:0x03EC0, AT1CNT0:0x03ED0)

bp	7	6	5	4	3	2	1	0
Flag	FMODE	ATnACT	ATnMD3	ATnMD2	ATnMD1	ATnMD0	Reserved	ATnEN
At reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

bp	Flag	Description
7	FMODE	Increment control flag for memory pointer 0 0: Increment depending on transfer mode 1: Disable incrementing of memory pointer 0
6	ATnACT	ATCn software activation flag 0: Do not activate ATCn 1: Activate ATCn
5-2	ATnMD3-0	ATCn data transfer mode 0000: Transfer mode 0 0001: Transfer mode 1 0010: Transfer mode 2 0011: Transfer mode 3 0100: Transfer mode 4 0101: Transfer mode 5 0110: Transfer mode 6 0111: Transfer mode 7 1000: Transfer mode 8 1001: Transfer mode 9 1010: Transfer mode A 1011: Transfer mode B 1100: Transfer mode C 1101: Transfer mode D 1110: Transfer mode E
1	Reserved	Always set to "0". *
0	ATnEN	ATCn transfer enable flag 0: ATCn transfer disable 1: ATCn transfer enable



AT1ACT flag of the ATC1 control register0 (AT1CNT0) is cleared by hardware automatically when the transfer completes.



Always set "0" to the bp denoted by asterisk.

■ ATC0 Control Register 1(AT0CNT1:0x03EC1)

bp	7	6	5	4	3	2	1	0
Flag	-	-	Reserved	BTSTP	AT0IR3	AT0IR2	AT0IR1	AT0IR0
At reset	-	-	0	0	0	0	0	0
Access	-	-	R/W	R/W	R/W	R/W	R/W	R/W

bp	Flag	Description			
7	-	-			
6	-	-			
5	Reserved	Always set to "0". *			
4	BTSTP	Burst transfer stop enable 0: Burst transfer stop disable 1: Burst transfer stop enable (Transfer stops when external interrupt 0 occurs.)			
3-0	ATOIR3-0	ATCn trigger factor settings 0000:External interrupt 0 0001:External interrupt 1 0010:External interrupt 2 0011:External interrupt 3 0100:Timer 0 interrupt 0101:Timer 1 interrupt 0110:Timer 2 interrupt 1000:Timer 7 interrupt 1000:Timer 7 capture trigger 1010:Serial interface 0 interrupt 1101:Serial interface 1 interrupt 1101:Serial interface 3 interrupt 1101:Serial interface 3 interrupt 1111:Software initialization			



When burst transfer stop is enabled, do not select external interrupt 0 for ATC0 trigger factor.



Always set "0" to the bp denoted by asterisk.



Bp5 of the ATC1 control register1 (AT1CNT1) may be set by hardware automatically. If automatic setting is operated by hardware, the data automatic transfer function operates normally.

■ ATC1 Control Register 1(AT1CNT1:0x03ED1)

bp	7	6	5	4	3	2	1	0
Flag	AT1IRS	-	Reserved	BTSTP	AT1IR3	AT1IR2	AT1IR1	AT1IR0
At reset	0	-	0	0	0	0	0	0
Access	R/W	-	R/W	R/W	R/W	R/W	R/W	R/W

bp	Flag	Description						
7	AT1IRS	Trigger factor selection flag 0: Serial 0 to 3 transfer buffer empty, A/D interrupt 1: Serial 0 to 4 transfer interrupt						
6	-	-						
5	Reserved	Always set to "0". *						
4	BTSTP	Burst transfer stop enable 0: Burst transfer stop disable 1: Burst transfer stop enable (Transfer stops when external interrupt 0 occurs.)						
3-0	AT1IR3-0	ATC1 trigger factor settings (AT1IRS=0) 0000: External interrupt 0 0001: External interrupt 1 0010: External interrupt 2 0011: External interrupt 3 0100: Timer 0 interrupt 0101: Timer 1 interrupt 0110: Timer 2 interrupt 0111: Timer 3 interrupt 1000: Timer 7 capture trigger 1001: Timer 7 capture trigger 1010: Serial 0 transmission buffer empty 1011: Serial 1 transmission buffer empty 1100: Serial 2 transmission buffer empty 1101: Serial 3 transmission buffer empty 1101: A/D converter interrupt 1111: Software initialization	(AT1IRS=1) 0000: External interrupt 0 0001: External interrupt 1 0010: External interrupt 2 0011: External interrupt 3 0100: Timer 0 interrupt 0101: Timer 0 interrupt 0110: Timer 0 interrupt 1000: Timer 0 interrupt 1000: Timer 0 interrupt 1001: Timer 7 capture trigger 1010: Serial interface 0 interrupt 1011: Serial interface 1 interrupt 1100: Serial interface 2 interrupt 1101: Serial interface 3 interrupt 1101: Serial interface 4 interrupt 1110: Serial interface 4 interrupt 1111: Software initialization					



When burst transfer stop is enabled, do not select external interrupt 0 for ATC1 trigger factor.



Always set "0" to the bp denoted by asterisk.

■ ATCn Transfer Counter (AT0TRC:0x03EC2, AT1TRC:0x03ED2)

bp	7	6	5	4	3	2	1	0
Flag	ATnTRC7	ATnTRC6	ATnTRC5	ATnTRC4	ATnTRC3	ATnTRC2	ATnTRC1	ATnTRC0
At reset	0	0	0	0	0	0	0	0
Access	R/W							

bp	Flag	Description
7-0	ATnTRC7-0	ATCn Transfer Data Count Setting · For transfer modes 0 to D, set this register to the number of ATC activations. · For transfer modes E and F, set this register to number of burst transfers.

■ ATCn Memory Pointer 0 : Lower 8 bits (AT0MAP0L:0x03EC3, AT1MAP0L:0x03ED3)

bp	7	6	5	4	3	2	1	0
Flag	ATnMAP0L7	ATnMAP0L6	ATnMAP0L5	ATnMAP0L4	ATnMAP0L3	ATnMAP0L2	ATnMAP0L1	ATnMAP0L0
At reset	0	0	0	0	0	0	0	0
Access	R/W							

■ ATCn Memory Pointer 0 : Middle 8 bits (AT0MAP0M:0x03EC4, AT1MAP0M:0x03ED4)

bp	7	6	5	4	3	2	1	0
Flag	ATnMAP0M7	ATnMAP0M6	ATnMAP0M5	ATnMAP0M4	ATnMAP0M3	ATnMAP0M2	ATnMAP0M1	ATnMAP0M0
At reset	0	0	0	0	0	0	0	0
Access	R/W							

■ ATCn Memory Pointer 0 : Upper 4 bits (AT0MAP0H:0x03EC5, AT1MAP0H:0x03ED5)

bp	7	6	5	4	3	2	1	0
Flag	-	-		-	ATnMAP0H3	ATnMAP0H2	ATnMAP0H1	ATnMAP0H0
At reset	-	-	-	-	0	0	0	0
Access	-	-	-	-	R/W	R/W	R/W	R/W

■ ATCn Memory Pointer 1 : Lower 8 bits (AT0MAP1L:0x03EC6, AT1MAP1L:0x03ED6)

bp	7	6	5	4	3	2	1	0
Flag	ATnMAP1L7	ATnMAP1L6	ATnMAP1L5	ATnMAP1L4	ATnMAP1L3	ATnMAP1L2	ATnMAP1L1	ATnMAP1L0
At reset	0	0	0	0	0	0	0	0
Access	R/W							

■ ATCn Memory Pointer 1 : Middle 8 bits (AT0MAP1M:0x03EC7, AT1MAP1M:0x03ED7)

bp	7	6	5	4	3	2	1	0
Flag	ATnMAP1M7	ATnMAP1M6	ATnMAP1M5	ATnMAP1M4	ATnMAP1M3	ATnMAP1M2	ATnMAP1M1	ATnMAP1M0
At reset	0	0	0	0	0	0	0	0
Access	R/W							

■ ATCn Memory Pointer 1 : Upper 4 bits (AT0MAP1H:0x03EC8, AT1MAP1H:0x03ED8)

bp	7	6	5	4	3	2	1	0
Flag	-	-		-	ATnMAP1H3	ATnMAP1H2	ATnMAP1H1	ATnMAP1H0
At reset	-	-	-	-	0	0	0	0
Access	-	-	-	-	R/W	R/W	R/W	R/W

16.3 Operation

16.3.1 Basic Operations and Timing

ATCn is a DMA block that enables the hardware to transfer the whole memory space (1 MB). This section provides a description of and timing for the basic ATCn operations.




Figure:16.3.1 ATCn Timing Chart

ATCn activation and internal bus acquisition

ATCn activates either when the selected interrupt factor occurs or when the software sets the activation flag. Set the ATCn trigger factor in ATCn control register 1 (ATnCNT1). When ATCn starts, the ATCn controller asserts the BREQ signal, which requests the MCU core to release the bus. When the core receives the BREQ signal, it stops all normal executions, even if it is in the middle of executing an instruction, and releases the bus at the next available timing. The core takes a minimum of two cycles from the time it receives the BREQ signal until it actually releases the bus. After it releases the internal bus, the core returns the bus granted signal, BGRNT, to ATCn. ATCn can then begin using the bus to transfer data.



DMA activation request occurs at ATC0 and ATC1, ATC0 gets priority over ATC1.



When an external interrupt is selected as an ATCn trigger factor, specify the activation valid edge by the REDGn flag of the external interrupt control register and the EDGSELn flag of the both edges interrupt control register (EDGDT). [Chapter 3 3.3. External interrupts]



The pulse input which is shorter than the system clock cycle may sometimes be ignored as the external interrupt input is sampled by the system clock.



Set the valid edge for external interrupts before ATCn activates.



When the software activation is selected as an activation factor of ATC1, maximum four instructions are needed from setting of the software activation flag (AT1ACT) until ATC1 transfer activation. And maximum three instructions are needed until ATC1 transfer complete interrupt (ATC1IRQ) generation.

■ Data transfer

The basic ATCn operation cycle is the "byte-data transfer cycle", in which ATCn transfers a single byte of data. This operation consists of two instruction cycles, a load and a store cycle. In the load cycle, ATCn reads the data from the source address of the source memory, and in the store cycle, ATCn stores the read data to the destination address of the destination memory. ATCn transfers word-length data or a multi-byte stream of data by repeating the byte-data transfer cycle as many times as necessary.

■ Transfer end

Once it has transferred all the data, ATCn generates an interrupt (ATCnIRQ) and stop the automatic transfer. In this way, the ATCn block bypasses the software and automatically transfers data in a continuous DMA operation.



In both the load and store cycles, the read and write access occurs to the memory exactly as it does in a normal instruction execution. This means that the access timing is different depending on the memory space. Also, the wait settings for I/O and external memory spaces apply. The following is the access timing for each memory space, assuming no-wait situation.

- Internal ROM/RAM space 2 cycles
- I/O space (special registers) 3 cycles

LOAD cycle and STORE cycle are set as follows.

An access timing corresponding to each memory space + 1 cycle



In Figure:16.3.1 ATCn Timing Chart, the time, from the rising of DMA activation request signal to the starting of LOAD cycle depends on the state of CPU, but it takes minimum of nine cycles.

16.3.2 Memory Address Setting

Setting of transfer addresses to the memory pointers

The address of the memory space for an automatic data transfer (ATCn) should be set in the both of memory pointer 0 (ATnMAP0) and memory pointer 1 (ATnMAP1). In each transfer mode, one of those pointer is the source address, and another is the destination address.

Memory pointer 0 functions

Memory pointer 0 is consists of three 8-bit registers, ATnMAP0H, ATnMAP0M, and ATnMAP0L. ATnMAP0H holds upper 4bits of the 20-bit address, ATnMAP0M contains the middle 8 bits, and ATnMAP0L contains lower 8 bits. The 20-bit address set in memory pointer 0 points to a specific address in the total memory space of 1 MB. Memory pointer 0 also contains a computational function that enables it to increment the address based on the transfer state. You can disable this function for all transfer modes by setting the FMODE bit of ATCn control register 0 to "1".

Memory pointer 1 functions

Memory pointer 1 is consists of three 8-bit registers, ATnMAP1H, ATnMAP1M, and ATnMAP1L. ATnMAP1H holds upper 4 bits of the 20-bit address, ATnMAP1M contains the middle 8 bits, and ATnMAP1L contains lower 8 bits. Depending on the transfer mode, either all 20 bits are valid, or only the least significant 8 bits (in ATnMAP1L) are valid. When only the 8 bits in ATnMAP1L are valid, the value 0x03F is assigned to the 12 bits in ATnMAP1H and ATnMAP1M, and the pointer points to the I/O space (special registers). Memory pointer 1 also contains a computational function that enables it to increment the address based on the transfer state.



Set the memory address while ATCn transfer is disabled (ATnEN flag of the ATnCNT0 register is "0").

16.3.3 Data Transfer Count Setting

■ Transfer data counter (ATnTRC) function

You can preset the data transfer count by ATCn. Set the value in the ATCn transfer counter (ATnTRC). The counter decrements everytime when ATCn transfers one byte of data.

The value in the transfer data counter is 0x00 at reset. Set the data transfer counts before activating ATCn. Note that ATCn cannot be activated if the transfer data counter is set to 0x00.

Data transfer operations using the transfer data counter (ATnTRC)

There are two main types of ATCn data transfers, standard and burst transfers. (See section 16.3.4 "Data Transfer Modes Setting"). The transfer counter operates differently depending on the transfer type.

1. Standard transfers [transfer modes 0 to D]

In standard transfers, the transfer counter decrements everytime when ATCn is activated. When the counter reaches 0x00 after a data transfer, ATCn generates an interrupt (ATCnIRQ). This means that for standard transfers, the program must set the counter to the number of times ATCn needs to be activated.

2. Burst transfers [transfer modes E to F]

In burst transfers, one activation of ATCn continuously transfers multiple bytes of data. In this case, the program must set the counter to the number of data bytes contained in the burst transfer. When the burst transfer starts, the transfer counter decrements everytime when one byte of data is transferred. When the counter reaches 0x00, ATCn generates an interrupt (ATCnIRQ). It is also possible to force ATCn to shut down during the burst transfer using the external interrupt 0 by setting the BTSTP flag of the ATCn control register1 (ATnCNT1) to "1". (See section 16.3.4 "Data Transfer Modes Setting").

■ The transfer data counter (ATnTRC)

The transfer data counter can be set to a maximum 255 transfers (for standard transfers) or 255 bytes (for burst transfers). Note that setting the counter to 0x00 disables transfers.



Set the number of data transfer while ATCn transfer is disabled (ATnEN flag of the ATnCNT0 register is "0").

16.3.4 Data Transfer Modes Setting

■ Data transfer modes

There are two types of ATCn transfers, standard and burst, and sixteen transfer modes. Set the transfer mode in ATCn control register 0 (ATnCNT0). [Table:16.1.2 Transfer Modes]

Standard and burst transfers

The ATCn transfer modes are divided into standard transfer modes and burst transfer modes. There are fourteen standard modes, 0 to D, and two burst modes, E and F.

In standard modes, the operation specified for that mode executes everytime when ATCn is activated. When the transfer ends, the value set in the transfer counter (ATnTRC) decrements and bus control returns to the MCU core. This operation repeats until the transfer counter reaches 0x00. When this happens, ATCn completes the final data transfer, then generates an interrupt (ATCnIRQ).

For instance, if the initial transfer counter value is 0x05, and the ATCn activation factor is set to a timer 0 interrupt, ATCn is activated everytime when interrupt request of timer 0 interrupt generates and the automatic transfer begins. After fifth data transfers (activated by fifth timer 0 interrupt request generation) is completed, the transfer counter value becomes 0x00, an ATCn interrupt occurs, and the operation ends. Timer 0 overflows occurring after this point do not activate ATCn. For standard transfers, the program must set the transfer counter to the number of ATCn activations required.

In burst modes, once ATCn is activated, it transfers in one operation the number of bytes set in the transfer counter (ATnTRC). After the burst transfer begins, the transfer counter decrements everytime when ATCn transfers one byte of data. When the counter reaches 0x00, ATCn generates an interrupt (ATCnIRQ) and the burst transfer ends. For burst transfers, the program must set the transfer counter to the number of data bytes in the burst transfer.

The external interrupt 0 can also be used to shut down ATCn during a burst transfer. To enable this function, set the burst transfer stop enable bit (BTSTP) in ATCn control register 1 (ATnCNT1) to 1. When BTSTP = 1, ATCn data transfers stop when the external interrupt 0 interrupt request flag (IRQ0IR flag in the IRQ0ICR register) is set. In an emergency shutdown, the transfer counter and memory pointer save the values prior to the shutdown. When the interrupt service routine ends, a new activation factor restarts ATCn, and the burst transfer begins transferring data from the point at which it stopped.



When burst transfer stop is enabled, do not select external interrupt 0 for ATCn trigger factor.



Set the data transfer mode while ATCn transfer is disabled (ATnEN flag of the ATnCNT0 register is "0").

16.3.5 Transfer Mode 0

In transfer mode 0, ATCn automatically transfers one byte of data from any memory space to the I/O space (special registers : 0x03F00 - 0x03FFF) everytime an ATCn activation request occurs.




Figure:16.3.2 Transfer Mode 0

Set the source address in 20-bit memory pointer 0 (ATnMAP0H, M, L), and set the destination I/O address in lower 8 bits of memory pointer 1(ATnMAP1L). You do not have to set the upper 12 bits of the I/O space address (0x03F) in ATnMAP1H and ATnMAP1M.

Transfer mode 0 does not have an increment function for the memory pointers and executes data transfer for a fixed address.

16.3.6 Transfer Mode 1

In transfer mode 1, ATCn automatically transfers one byte of data from the I/O space (special registers : 0x03F00-0x03FFF) to any memory space everytime an ATCn activation request occurs.




Figure:16.3.3 Transfer Mode 1

Set the source I/O address in lower 8 bits of memory pointer 1 (ATnMAP1L), and set the destination address in 20-bit memory pointer 0 (ATnMAP0H, M, L). You do not have to set the upper 12 bits of the I/O space address (0x03F) in ATnMAP1H and ATnMAP1M.

Transfer mode 1 does not have an increment function for the memory pointers and executes data transfer for a fixed address.

16.3.7 Transfer Mode 2

In transfer mode 2, ATCn automatically transfers one byte of data from any memory space to the I/O space (special registers : 0x03F00 - 0x03FFF) everytime an ATCn activation request occurs.




Figure:16.3.4 Transfer Mode 2

Set the source address in 20-bit memory pointer 0 (ATnMAP0H, M, L), and set the destination I/O address in lower 8 bits of memory pointer 1(ATnMAP1L). You do not have to set the upper 12 bits of the I/O space address (0x03F) in ATnMAP1H and ATnMAP1M.

In transfer mode 2, the value in memory pointer 0 increments everytime a byte-length data transfer ends. As a result, the source address for the next transfer is one address higher than that for the previous transfer.

16.3.8 Transfer Mode 3

In transfer mode 3, ATCn automatically transfers one byte of data from the I/O space (special registers : 0x03F00 - 0x03FFF) to any memory space everytime an ATCn activation request occurs.




Figure:16.3.5 Transfer Mode 3

Set the source I/O address in lower 8 bits of memory pointer 1 (ATnMAP1L), and set the destination address in 20-bit memory pointer 0 (ATnMAP0H, M, L). You do not have to set the upper 12 bits of the I/O space address (0x3F) in ATnMAP1H and ATnMAP1M.

In transfer mode 3, the value in memory pointer 0 increments everytime a byte-length data transfer ends. As a result, the destination address for the next transfer is one address higher than that for the previous transfer.

16.3.9 Transfer Mode 4

In transfer mode 4, ATCn automatically transfers two bytes (one word) of data from any memory space to the I/O space (special registers : 0x03F00 - 0x03FFF) everytime an ATCn activation request occurs.




Figure: 16.3.6 Transfer Mode 4

Set the source address in 20-bit memory pointer 0 (ATnMAP0H, M, L), and set the destination I/O address in the lower 8 bits of memory pointer 1(ATnMAP1L). You do not have to set the upper 12 bits of the I/O space address (0x03F) in ATnMAP1H and ATnMAP1M.



Always set an even address as the destination I/O address in memory pointer 1. When ATCn transfers one word to the I/O space, ATCn can transfer the even address set in memory pointer 1 and the consecutive odd address.

In transfer mode 4, ATCn executes a data byte transfer twice to send one data word everytime when activated. The value in memory pointer 0 increments everytime a byte-length data transfer ends. As a result, the source address for the next ATCn operation is two addresses higher than that for the previous operation.

In this word-length transfer, ATCn transfers the first data byte to an even address in the I/O space and the second data byte to an odd address in the I/O space.

16.3.10 Transfer Mode 5

In transfer mode 5, ATCn automatically transfers two bytes (one word) of data from the I/O space (special registers: 0x03F00' - 0x03FFF') to any memory space everytime an ATCn activation request occurs.




Figure:16.3.7 Transfer Mode 5

Set the source I/O address in lower 8 bits of memory pointer 1 (ATnMAP1L), and set the destination address in 20-bit memory pointer 0 (ATnMAP0H, M, L). You do not have to set the upper 12 bits of the I/O space address (0x3F) in ATnMAP1H and ATnMAP1M.



Always set an even address as the source I/O address in memory pointer 1. When ATCn transfers one word from the I/O space, ATCn can transfer the even address set in memory pointer 1 and the consecutive odd address.

In transfer mode 5, ATCn executes a data byte transfer twice to send one data word everytime when activated. The value in memory pointer 0 increments by one each time a byte-length data transfer ends. As a result, the destination address for the next ATCn operation is two addresses higher than that for the previous operation.

In this word-length transfer, ATCn transfers the first data byte from an even address in the I/O space and the second data byte from an odd address in the I/O space.

16.3.11 Transfer Mode 6

In transfer mode 6, ATCn automatically transfers one byte of data two times everytime an ATCn activation request occurs.




Figure:16.3.8 Transfer Mode 6

In this mode the transfer direction indicated by memory pointers 0 and 1 reverses for the second data byte transfer.

In the first data byte transfer, the I/O space address (0x03F00 - 0x03FFF) in memory pointer 1 is the source address, and the address in memory pointer 0, for any memory space, is the destination address. When the first data byte transfer ends, the address in memory pointer 0 increments by one.

In the second data byte transfer, the incremented address in memory pointer 0 becomes the source address, and the I/O space address (0x03F00 - 0x03FFF) in memory pointer 1 becomes the destination address. The adsdress in memory pointer 0 remains unchanged after the second data byte transfer ends.

Set the I/O address in lower 8 bits of memory pointer 1 (ATnMAP1L). You do not have to set the upper 12 bits of the I/O space address (0x03F) in ATnMAP1H, ATnMAP1M.

In transfer mode 6, ATCn executes a data byte transfer twice everytime when activated. The value in memory pointer 0 increments by one everytime a byte-length data transfer ends. As a result, the source address for the next ATCn operation is two addresses higher than that for the previous operation.

16.3.12 Transfer Mode 7

In transfer mode 7, ATCn automatically transfers one byte of data two times everytime an ATCn activation request occurs.




Figure:16.3.9 Transfer Mode 7

In this mode the transfer direction indicated by memory pointers 0 and 1 reverses for the second data byte transfer.

In the first data byte transfer, the I/O space address (0x03F00 - 0x03FF') in memory pointer 1 is the source address, and the address in memory pointer 0, for any memory space, is the destination address. When the first data byte transfer ends, the address in memory pointer 0 increments by one.

In the second data byte transfer, the incremented address in memory pointer 0 becomes the source address, and the I/O space address (0x03F00 - 0x03FFF) in memory pointer 1 becomes the destination address. The address in memory pointer 0 remains unchanged after the second data byte transfer ends.

Set the I/O address in lower 8 bits of memory pointer 1 (ATnMAP1L). You do not have to set the upper 12 bits of the I/O space address (0x03F) in ATnMAP1H, ATnMAP1M.

In transfer mode 7, ATCn executes a data byte transfer twice everytime when activated. However, the value in memory pointer 0 increments by one only after the first transfer ends. As a result, the source address for the next ATCn operation is one address higher than that for the previous operation.

16.3.13 Transfer Mode 8

In transfer mode 8, ATCn automatically transfers one byte of data two times everytime an ATCn activation request occurs.




Figure:16.3.10 Transfer Mode 8

In this mode the transfer direction indicated by memory pointers 0 and 1 reverses for the second data byte transfer.

In the first data byte transfer, the I/O space address (0x03F00 - 0x03FFF) in memory pointer 1 is the source address, and the address in memory pointer 0, for any memory space, is the destination address. When the first data byte transfer ends, the address in memory pointer 0 increments by one.

In the second data byte transfer, the incremented address in memory pointer 0 becomes the source address, and the I/O space address (0x03F00 - 0x03FFF) in memory pointer 1 becomes the destination address. When the second data byte transfer ends, the address in memory pointer 0 increments again.

Set an even I/O address in the lower 8 bits of memory pointer 1 (ATnMAP1L). You do not have to set the upper 12 bits of the I/O space address (0x03F) in ATnMAP1H, ATnMAP1M.



Always set an even I/O address in memory pointer 1. In this double transfer of a data byte from and to the I/O space, ATCn targets the even I/O address set in memory pointer 1 and the consecutive odd address. In this mode, the first data byte transfer accesses an even I/O address and the second data byte transfer accesses an odd I/O address.



Transfer mode 8 can be used to support continuous transmission/ reception for serial interface 0,1, 2 and 3. Set the memory pointer 1 to point to the serial reception buffer (RXBUF0, RXBUF1) and select serial interrupts as the ATCn trigger factor. In this way, everytime the serial communication ends, the MCU continuously reads the reception data (first data byte transfer), then writes the transmission data to the transmission buffer (TXBUF0, TXBUF1) (second data byte transfer) up to 255 times, entirely through the hardware.



Before execute a continuous serial transaction, store the serial transmission data in the memory space that memory pointer 0 points, the transmission data must fill every other address in the space. Once the serial transaction ends, the received data is stored in empty (skipped) addresses and the transmission and reception data at stored in an alternative pattern.

In transfer mode 8, ATCn executes a data byte transfer twice each time it is activated. The value in memory pointer 0 increments by one everytime a byte-length data transfer ends. As a result, the source address for the next ATCn operation is two addresses higher than that for the previous operation.

16.3.14 Transfer Mode 9

In transfer mode 9, ATCn automatically transfers one byte of data two times everytime an ATCn activation request occurs.




Figure:16.3.11 Transfer Mode 9

In this mode the transfer direction indicated by memory pointers 0 and 1 reverses for the second data byte transfer.

In the first data byte transfer, the I/O space address (0x03F00 - 0x03FFF) in memory pointer 1 is the source address, and the address in memory pointer 0 for any memory space is the destination address. When the first data byte transfer ends, the address in memory pointer 0 increments by one.

In the second data byte transfer, the incremented address in memory pointer 0 becomes the source address, and the I/O space address (0x03F00 - 0x03FFF) in memory pointer 1 becomes the destination address. The address in memory pointer 0 remains unchanged after the second data byte transfer ends.

Set an even I/O address in lower 8 bits of memory pointer 1 (ATnMAP1L). You do not have to set the upper 12 bits of the I/O space address (0x03F) in ATnMAP1H, ATnMAP1M.



Always set an even I/O address in memory pointer 1. In this double transfer of a data byte from and to the I/O space, ATCn targets the even I/O address set in memory pointer 1 and the consecutive odd address. In this mode, the first data byte transfer accesses an even I/O address and the second data byte transfer accesses an odd I/O address.



Transfer mode 9 can be used to support continuous transmission/ reception for serial interface 0,1, 2 and 3. Set the memory pointer 1 to point to the serial reception buffer (RXBUF0, RXBUF1) and select serial interrupts as the ATCn trigger factor. In this way, everytime a serial communication ends, the MCU continuously reads the reception data (first data byte transfer), then writes the transmission data to the transmission buffer (TXBUF0, TXBUF1) (second data byte transfer) up to 255 times, entirely through the hardware.



Before execute a continuous serial transaction, store the serial transmission data in the memory space that memory pointer 0 points, once the serial communication ends, the MCU has written to the reception data over the transmission data, so that only reception data remains in the memory.

In transfer mode 9, ATCn executes a data byte transfer twice everytime when activated. However, the value in memory pointer 0 increments by one only after the first transfer ends. As a result, the source address for the next ATCn operation is one address higher than that for the previous operation.

16.3.15 Transfer mode A

In transfer mode A, ATCn automatically transfers one byte of data from any memory space to any other memory space everytime an ATCn activation request occurs.




Figure:16.3.12 Transfer Mode A

Set the source address in 20-bit memory pointer 0 (ATnMAP0H, M, L), and set the destination address in 20-bit memory pointer 1 (ATnMAP0H, M, L).

Transfer mode A does not have an increment function for the memory pointers and executes data transfer for a fixed address.

16.3.16 Transfer Mode B

In transfer mode B, ATCn automatically transfers one byte of data from any memory space to any other memory space everytime an ATCn activation request occurs.




Figure:16.3.13 Transfer Mode B

Set the source address in 20-bit memory pointer 1 (ATnMAP1H, M, L), and set the destination address in 20-bit memory pointer 0 (ATnMAP0H, M, L).

Transfer mode B does not have an increment function for the memory pointers and executes data transfer for a fixed address.

16.3.17 Transfer Mode C

In transfer mode C, ATCn automatically transfers one byte of data from any memory space to any other memory space everytime an ATCn activation request occurs.




Figure:16.3.14 Transfer Mode C

Set the source address in 20-bit memory pointer 0 (ATnMAP0H, M, L), and set the destination address in 20-bit memory pointer 1 (ATnMAP1H, M, L).

In transfer mode C, the values in memory pointers 0 and 1 increment everytime a byte-length data transfer ends. As a result, the source and destination addresses for the next transfer are one address higher than those for the original transfer.

16.3.18 Transfer Mode D

In transfer mode D, ATCn automatically transfers one byte of data from any memory space to any other memory space everytime an ATCnATCn activation request occurs.

ATCn




Figure:16.3.15 Transfer Mode D

Set the source address in 20-bit memory pointer 1 (ATnMAP1H, M, L), and set the destination address in 20-bit memory pointer 0 (ATnMAP0H, M, L).

In transfer mode D, the values in memory pointers 0 and 1 increment everytime a byte-length data transfer ends. As a result, the source and destination addresses for the next transfer are one address higher than those for the original transfer.

16.3.19 Transfer Mode E

Transfer mode E is a burst mode. In this mode, when ATCn is activated, it automatically transfers the number of data bytes set in the transfer data counter (ATnTRC) in one continuous operation.




Figure:16.3.16 Transfer Mode E

Set the source address in 20-bit memory pointer 0 (ATnMAP0H, M, L), and set the destination address in 20-bit memory pointer 1 (ATnMAP1H, M, L). Once ATCn is activated, memory pointers 0 and 1 increment everytime a byte-length data transfer ends.

For burst transfers, set the number of data bytes to be transferred in the transfer data counter (ATnTRC). Up to 255 transfers can be set. Once the burst transfer starts, the counter decrements everytime ATCn transfers one byte of data. When it reaches 0x00, an interrupt (ATCnIRQ) occurs and the burst transfer ends.

You can shut down ATCn during burst transfers using external interrupt 0. You can enable or disable ATCn shutdown with the burst transfer stop enable flag (BSTP) of ATCn control register 1 (ATnCNT1).

When BTSTP=1 and the interrupt request flag for external interrupt 0 (the IRQ0IR flag in the IRQ0ICR register) is set, the ATCn data automatic transfer shuts down immediately after one byte transfer completed. During this shutdown, the transfer counter and the memory pointers save the values they contained prior to the shutdown. When the interrupt service routine ends and a new ATCn trigger factor occurs, the burst transfer restarts from the point at which it stopped.ATCn



When burst transfer stop is enabled, do not select external interrupt 0 for ATCn trigger factor.

16.3.20 Transfer Mode F

Transfer mode F is a burst mode. In this mode, when ATCn is activated, it automatically transfers the number of data bytes set in the transfer data counter (ATnTRC) in one continuous operation.




Figure:16.3.17 Transfer Mode F

Set the source address in 20-bit memory pointer 1 (ATnMAP1H, M, L), and set the destination address in 20-bit memory pointer 0 (ATnMAP0H, M, L). Once ATCn is activated, memory pointers 0 and 1 increment everytime a byte-length data transfer ends.

For burst transfers, set the number of data bytes to be transferred in the transfer data counter (ATnTRC). Up to 255 transfers can be set. Once the burst transfer starts, the counter decrements everytime ATCn transfers one byte of data. When it reaches 0x00, an interrupt (ATCnIRQ) occurs and the burst transfer ends.

You can shut down ATCn during burst transfers using external interrupt 0. You can enable or disable ATCn shutdown with the burst transfer stop enable flag (BSTP) of ATCn control register 1 (ATnCNT1).

When BTSTP=1 and the interrupt request flag for external interrupt 0 (the IRQ0IR flag in the IRQ0ICR register) is set, the ATCn data automatic transfer shuts down immediately after one byte transfer completed. During this shutdown, the transfer counter and the memory pointers save the values they contained prior to the shutdown. When the interrupt service routine ends and a new ATCn trigger factor occurs, the burst transfer restarts from the point at which it stopped.ATCn



When burst transfer stop is enabled, do not select external interrupt 0 for ATCn trigger factor.

16.4 Setup Example

An example setup procedure, with a description of each step is as follows;

Setup Procedure	Description
(1) Disable the data automatic transfer ATnCNT0 (AT0CNT0:0x03EC0,AT1CNT0:0x03ED0) bp0 :ATnEH = 0	(1) Set the ATnEN flag of ATnCNT0 register to "0" to disable ATCn data automatic transfer.
(2) Set the data transfer mode. ATnCNT0 (AT0CNT0:0x03EC0,AT1CNT0:0x03ED0) bp7 :FMODE = 0 bp6 :ATnACT = 0 bp5-2 :ATnMD3-0 bp0 :ATnEN = 0	(2) Select the data transfer mode with the ATnMD flag in the ATnCNT0 register. No matter which mode you select, setting the FMODE flag disables the increment function in memory pointer 0.Normally set this flag to 0.Note that you must set the ATCn enable flag, ATnEN, to 0 at this step.Only enable ATCn after setting all the other registers.
(3) Set memory pointer 0. ATnMAP0L (AT0MAP0L:0x03EC3,AT1MAP0L:0x03ED3) ATnMAP0M (AT0MAP0M:0x03EC4,AT1MAP0M:0x03ED4) ATnMAP0H (AT0MAP0H:0x03EC5,AT1MAP0H:0x03EC5)	(3) Set the source or destination address in the ATnMAP0 registers depending on the transfer mode you select.
(4) Set memory pointer 1. ATnMAP1L (AT0MAP1L:0x03EC6,AT0MAP1L:0x03ED6) ATnMAP1M (AT0MAP0M:0x03EC7,AT1MAP0M:0x03ED7) ATnMAP1H (AT0MAP1H:0x03EC8,AT1MAP1H:0x03EC8)	(4) Set the source or destination address in the ATnMAP1 registers depending on the transfer mode you select.
(5) Set the transfer data counter. ATnTRC (AT0TRC:0x03EC2,AT1TRC:0x03ED2)	(5) Set the ATCn data transfer count in the ATnTRC register.
(6) Select the ATCn activation factor. ATnCNT1 (AT0CNT1:0x03EC1,AT1CNT1:0x03ED1) bp4:BTSTP bp3-0:ATnIR3-0	(6) Select the ATCn activation factor with the ATnIR flag in the ATnCNT1 register. If you select a burst-type transfer mode, then you must also enable or disable ATCn shutdown at this step, by setting the BTSTP.
(7) Enable ATC operation. ATnCNT0 (AT0CNT0:0x03EC0,AT1CNT0:0x03ED0) bp0 :ATnEN = 1	(7) Enable ATCn data transfers with the ATnEN flag in the ATnCNT0 register.



To activate ATCn in the software, first complete steps (1) to (6), then set the ATnACT flag in the ATnCNT0 register. After the ATnACT flag is set, ATCn is started and data transfer is started. The hardware automatically clears ATnACT flag when ATCn is activated. In standard transfer mode, set a program that sets flags as many as necessary for the the data transfer.



Set the ATCn data automatic transfer while ATCn transfer is disabled (ATnEN flag of the ATnCNT0 register is "0").

17.1 Overview

In the memory expansion mode, the AC timing of the control signal to the external connected device can be changed by the software. This function can set each of the AC timing of the data strobe signal (P72/NWE) at writing and the data strobe signal (P73/NRE) at reading. The hold time is set to the AC timing control register (ACTMD) by the software.

17.2 Control Register

17.2.1 Register

Table:17.2.1 shows the register that controls AC timing.

Table:17.2.1 AC Timing Control Register

Register	Address	R/W	Functions	Page
ACTMD	0x03F06	R/W	AC timing control register	XVIII-4

R/W:Readable/Writable

17.2.2 AC Timing Control Register

■ AC Timing Control Register (ACTMD:0x03F06, R/W)

At wtrite

	7	6	5	4	3	2	1	0
Flag	Reserved	Reserved	WTHLD1	WTHLD0	Reserved	Reserved	RDHLD1	RDHLD0
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

At Read

	7	6	5	4	3	2	1	0
Flag	Reserved	WTHLD1	WTHLD0	Reserved	Reserved	Reserved	RDHLD1	RDHLD0
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

	Flag	Description
7-6	Reserved	Always set to "0". *
5-4	WTHLD1-0	2 bits field that specify the hold time at writing 00:No expanded cycle 01:fs × (+1) cycle expanded 10:fs × (+2) cycle expanded 11:reserved
3-2	Reserved	Always set to "0". *
1-0	RDHLD1-0	2 bits field that specify the hold time at writing 00:No expanded cycle 01:fs × (+1) cycle expanded 10:fs × (+2) cycle expanded 11:reserved



Do not word access to ACTMD register.



Always set "0" to the bp denoted by *.

17.3 Operation

17.3.1 Setup

AC Timing Setup

AC timing variable function can set the timing of the data strobe signal (P72/NWE) at writing and the data strobe signal (P73/NRE) at reading. The hold time is set to the AC timing control register (ACTMD) by the software. The AC timing control register (ACTMD) has a field that sets the hold time at writing (the cycle for writing data to the external device) and at reading (the cycle for reading data to the external device).

WTHLD:2 bits field that specify the hold time at writing.

RDHLD:2 bits field that specify the hold time at reading.

On field above, the expanded cycle count is specified with 1 unit:1 cycle of system clock (fs). "the set value of field" and "the expanded cycle count" are shown on 17.2.2.

■ Caution 1 on AC Timing Variable Function

When AC timing variable function is used, the external wait count that sets at the memory control register (MEM-CTR) should be set more than "the hold time". If the external wait count is set less than "the hold time", the operation is not guaranteed.



Set the external wait count of the memory control register (MEMCTR) more than "the hold time"

The external wait count > WTHLD, RDHLD

■ Caution 2 on AC Timing Variable Function

When the memory control register (MEMCTR) specified the hand shake mode, AC timing variable function can not be operated. At hand shake mode, even if the setup time and the hold time are set, AC timing variable function is not valid and the operation is at normal hand shake mode. Use it at the fixed wait mode.



In hand shake mode, AC timing variable function cannot be used. Select the fixed wait mode.



To use AC timing variable function, set the EXW1-0 of the memory control register (MEM-CTR) to "01" (1 wait) or "10" (2 wait).

If set to "11" (3 wait), the operation is not guaranteed.

17.3.2 Operation

■ AC Timing Characteristic of Data Strobe Signal

AC timing of data strobe signal that sets the setup time and the hold time to the external device with AC timing variable function, is shown as follows.




Figure:17.3.1 AC Timing Characteristic of Data Strobe Signal

In Figure:17.3.1, those values are the expanded counts as 1 unit is 1 cycle of system clock (fs). "Wait" means the external wait count that specifies by the memory control register (MEMCTR), "WTHLD0" and "WTHLD1" means the expanded cycle of the hold time.



In order to prevent through current, please fix the level of the extension bus line to the extension bus line (address and data) by disabling pull-up resistor, pull-down resistor or level hold circuit etc., .

(Please take special caution in the standby mode.)



This function is for reference and does not guarantee AC timing. Please contact us if you consider using this function.

17.3.3 Setup Example

■ AC Timing Variable Function Setup Example

An example setup procedure, with a description of each step is shown below.

Setup Procedure	Description
(1) Set the external wait count MEMCTR (0x03F01) bp3 : EXWH = 1 bp1-0 : EXW1-0 = wait count	(1) Set the wait count by the EXW1-0 flag of the MEMCTR register. At this time, set the EXWH flag to "1", and select the fixed wait mode. [Chapter2 2.4.2. Control Registers]
(2) Set the ACTMD register ACTMD (0x03F06) bp5-4: WTHLD1-0 = 01	(2) Set the setup time and the hold time by the ACTMD register. The set timing is valid from the next cycle after writing the setup value to the ACTMD register.

Chapter 17 AC Timing Variable

18.1 Flash EEPROM

18.1.1 Overview

The MN101EF29G is equivalent to MN101E29G except its Mask ROM is substituted with 128 KB of flash EEPROM.

- -PROM writer mode, which uses a dedicated PROM writer for a microcontroller's stand-alone programming.
- -Onboard serial D-Wire Rewriting Mode, which the CPU controls programming of a microcontroller on a target board.
- -User program area (128 KB)

This area stores an user program. It is overwritten in both programming modes.

-Data area (4 KB)

This area stores various setting information to be stored before in external EEPROM.

-BOOT area (4 Kyte)

This area stores BOOT program.




Figure:18.1.1 Memory Map in Internal Flash EEPROM



One cycle of "erase-write" process is counted as 1 programming in every block. When several blocks are programmed separately, programming count is added by just the number of programming cycle. (For instance, when block 1 and 2 are programmed separately, 2 programming count is added.) Therefore, program several blocks together to reduce the programming count.

Table:18.1.1 Difference between ROM and EEPROM

	MN101EF29G (Flash EEPROM)	MN101E29G (Mask ROM)
Data area	O (4 KByte)	Х

Writer Maker	Programming method	Programming area			
	metriod	Main 128KB	Data 4KB	Boot 4KB	
Panasonic Corporation PX-FW2	PROM writer programming mode	0	0	0	
	On-board programming mode	0	0	0	
OBJECT Co., Ltd. AM1 Flash On-Board Program- mer DWire	On-board programming mode	0	0	0	
Ando electric Co., Ltd. Flash support Group:AF9709B	PROM writer programming mode	0	0	0	
Yokogawa Digital Computer Corporation Inpress module (AF220B)	D-Wire Rewriting Mode	0	0	-	

18.2 PROM Writer Mode

18.2.1 Overview

In PROM writer mode, the CPU is halted for the internal flash EEPROM to be programmed. The microcntroller is inserted into a dedicated adaptor socket, which connects to a PROM writer. When the microcontroller connects to the adaptor socket, it automatically enters PROM writer mode.

The programming adaptor differs depending on the writer and the package type.

Table:18.2.1 Programming Adaptor List

Programming Writer	Product Number
By Ando Electric Co., Ltd.	TEF009-101EF29G100
By Panax	TEF009-101EF29G100 LQFP

Matching information of the dedicated writer is posted on our semiconductor website, which is listed on the last page of this manual.

■ Fixing a Device on the Adapter Socket and the Position of No.1 Pin




Figure:18.2.1 Fixing a Device on the Adapter Socket and the Position of No.1 Pin

18.3 Onboard Serial D-Wire Rewriting Mode

18.3.1 Overview

The onboard serial D-Wire Rewriting Mode is primarily used to program the flash EEPROM in devices that are already installed on a PCB board with internal dedicated circuit. Use the dedicated serial writer for programming controlled by the load program.

■ Hardware and software requirements

Hardware and software products required for onboard serial D-Wire programming are as follows.

Hardware requirements

- -Onboard serial D-Wire writer
- -Flash programming connectors or pins for target board

Software requirements

- -Programming algorithm for operating onboard serial D-Wire writer
- Internal hardware for onboard serial D-Wire Rewriting Mode

Use this LSI's dedicated circuit for programming the flash EEPROM in onboard serial D-Wire Rewriting Mode.



Serial interface I/O pins (P01, P02), used for onboard serial D-Wire programming should be reserved as dedicated pins to prevent other user circuits from communicating with the device. Alternatively, design your target board to be capable of normal communication with serial D-Wire writer.

Onboard serial programming writer

The onboard serial D-Wire writer supports the following model.

• YDC AF220/B

http://www.yokogawa-digital.com/emb/downroad

- Panasonic Corporation PanaX-FW2
 - http://www.semicon.panasonic.co.jp/micom/flash_writer/index.html
- OBJECT Co., Ltd. AM1 Flash On-Board Programmer DWire

http://www.object.jp/am-obp/am/obp.html

18.3.2 Circuit Requirements for the Target Board




Figure:18.3.1 Circuit Requirements for the Target Board

Pins

-V_{DD5} (18 pin), Vref+ (9 pin) 2.7 V to 5.5 V power supply

-NRST (12 pin) Reset

-P01 (23 pin) Data supply pin -P02 (24 pin) Clock supply pin

-GND (15 pin) Ground

-OSC1 (16 pin) Clock input pin
-OSC2 (17 pin) Clock input pin

-DMOD (21 pin) Serial writer mode setting pin (At the user mode=H)

- $-V_{DD}$ should be 2.7 V \leq V_{DD} \leq 5.5 V. When V_{DD} level (2.7 V to 5.5 V) is too low, serial writer generates error message.
- -Connect pull-up resistors to NRST, P01, P02 and DMOD pins on the target board. The pull-up resistor value should be 4.7 k Ω ± 10 % to 10 k Ω ± 10 %

Design NRST, P01, P02 and DMOD pins at serial writer programming and NRST at operation to be able to toggle by a switch. Alternatively, install a wired-OR connection. (For a wired-OR connection, disable NRST and DMOD from the target board during serial writer programming.

- -NRST, P01, P02 and DMOD pins are output from the serial writer through an open-drain.
- -To prevent the other user circuits on the target board from communicating, the circuit of the target board should be designed for NRST, P01, P02, and DMOD pins to communicate with the serial writer.
- -To prevent noise malfunction of Mask ROM, design the circuit of the target board carefully for the signal used for the serial writer.



Please note that though the lower limit of microcontroller operation power voltage is 2.2V, in programming it is 2.7V.

18.3.3 Built-in Hardware for Onboard Serial D-Wire Rewriting

1. I/F

The following built-in hardware is used as the I/F for serial programming of Flash EEPROM.

- Dedicated circuit: 1
- I/O pins: 2

-P01 and P02 serve for both dedicated circuit and I/O port.

To prevent the other user circuits on the target board, shown on the Figure:18.3.1, from communicating, P01 and P02 pins should be reserved for serial programming, or the circuit of the target board should be designed for normal communication with serial writer.

18.3.4 Clock on the Target Board

-Use the existing clock on the target board for the clock supply to the MN101EF29G on the target board.

Therefore, the clock frequency of the MN101EF29G differs depending on each user.

-The guaranteed clock frequency for the MN101EF29G during serial programming is shown below.

Frequency	Operating voltage
2.0 to 20MHz	2.7 V to 5.5 V



Do not set the relation between microcontroller clock pin frequency and communication clock frequency to 1/20 or less.

18.4 Microcontroller Rewriting Mode

18.4.1 Setting of Microcontroller Rewriting Mode

Microcontroller Rewriting Mode is used to overwrite the internal flash memory by executing the overwriting program on the microcontroller. This makes it possible to overwrite the internal flash memory while the microcontroller is still mounted on board.



We are preparing the sample program that achieves microcontroller rewriting mode. Please the customer who consider the use of this function inquire our company (user support URL in end of the LSI User's Manual).

■ Microcontroller Rewriting Mode (on-board rewriting by microcontroller mode)

This mode is used to overwrite the internal flash memory by user's boot program (internal flash overwriting program).

To overwrite the internal flash memory by microcontroller rewriting mode, the boot program needs to be written by one way of the following two.

- 1. Built the boot program in user's program (part of the MAIN area) in advance.
- 2. Write the boot program in the BOOT area by using the parallel programmer.

Data to be written in the internal flash memory can be transferred (down-loaded) by using serial incorporated in microcontroller, DMA, and the external bus. Flash memory writing is also possible in the LSI.

The area to be overwritten is only the MAIN/DATA area.

Table:18.4.1 On-board Rewriting Mode Setting by External Pin

Mode	Start	Microcontroller	Rewriting			Ex	ternal pin set	ting	
Mode	space	memory mode	area	NRST	ATRST	DMOD	OCD_SCL	OCD_SDA	MMOD
D-wire mode	-	Single chip	MAIN/DATA/ BOOT	*2)	L	*2)	*2)	*2)	L
Microcontroller rewriting mode	воот	Single chip	MAIN/DATA	↑*1)	L	Н	open	or H	Н

^{*1)} Mode is determined by the pin condition when NRST is released. $(L\rightarrow H)$



In microcontroller rewriting mode, the BOOT area can not be overwritten. Use the parallel programmer for the BOOT writing.



The microcontroller rewriting mode can not be used to security-set chip in MN101EF29G.

^{*2)} It is controlled by the dedicated on-board programmer.

18.4.2 On-board rewriting by Microcontroller Mode

on-board rewriting by the microcontroller mode can be done by executing the boot program (the internal flash memory writing program) placed on the internal RAM. Data for writer can be down-loaded by using the peripheral functions incorporated in the microcontroller (serial, DMA and external bus).

The features of the on-board rewriting by the BOOT program startup are shown below.

Features of Rewrite by the BOOT Program

- The BOOT area can not be written from the Microcontroller Rewriting Mode, so there is no rewrite by mistake and it has high safety during the microcontroller rewriting mode.
- Approved as an independent program which is independent of user's program
- Be suitable for rewriting of user's program, etc. of the MAIN/DATA area.



Rewriting with BOOT program is not available in security-set chip in MN101EF29G. When rewriting ROM area with security, rewrite by using on-board serial D-wire rewriting or parallel writer.



At first, it is necessary that the BOOT program is written by Parallel programmer and Onboard programmer.

On-board Rewriting Control Registers 18.4.3

To overwrite the internal flash memory with the on-board rewriting mode, the on-board rewriting needs to be enabled by operating the flash on-board rewriting enable register.

Execute the operation of the flash on-board rewriting enable register by executing the instructions placed on the internal RAM. The operation is not assured when the instructions are executed placed on the internal flash memory after the on-board rewriting is enabled.

Settings of the sector protect is executed by the flash rewriting command, however, the writing to the Sector Protect Bit needs to be enabled by operating the flash on-board Sector Protect Bit writer enable register,

If the writing command of the Sector Protect Bit is executed in the status of the writing disabled, the Sector Protect Bit is not written.

MN101E series is bank system that accessed to data memory at each 64 KB. When address space is over the 64 KB, need to set the Bank register for source address (SBNKR) and Bank register for destination address. [2.2.5 Bank Function]

Table:18.4.2 shows on-board rewriting control registers

Table:18.4.2 Control Registers

Address	Register	Symbol	Bit number	Initial value	Access size	Page
0x03FC9	Flash on-board rewriting enable register	FBEWER	8	x'00	8	XVIII-10
0x03FCA	Sector Protect/Security command enable register	FSKPBPER	8	x'00	8	XVIII-11
0x03FC8	Flash mode register	FMDREG1	8	x'00	8	XVIII-11
0x03F0A	Bank register for source address	SBNKR	8	x'00	8	II-22
0x03F0B	Bank register for destination address	DBNKR	8	x'00	8	II-23

■ Flash on-board Rewriting Enable Register (FBEWER: 0x03FC9)

This register is used to specify enable/disable of the flash memory rewriting during on-board rewriting mode.

Bit No.	7	6	5	4	3	2	1	0
Bit name	BEW7	BEW6	BEW5	BEW4	BEW3	BEW2	BEW1	BEW0
At reset	0	0	0	0	0	0	0	0
Access	R/W							

bp	Bit name	Description
7-0	BEW7-0	on-board rewriting enable 01001011: on-board rewriting enable Other than the above: on-board rewriting disable

■ Flash On-board Sector Protect/Security Command Enable Register (FSKPBPER: 0x03FCA)

This register is used to specify enable/disable of the access to the sector protect/security command bit.

Г	Bit No.	7	6	5	4	3	2	1	0
	Bit name	SEW7	SEW6	SEW5	SEW4	SEW3	SEW2	SEW1	SEW0
	At reset	0	0	0	0	0	0	0	0
	Access	R/W							

bp	Bit name	Description
7-0	SEW7-0	Sector Protect/Security command enable 01011011: Sector Protect/Security command enable Other than the above: Sector Protect/Security command disable

■ Flash Mode Register (FMDREG1: 0x03FC8)

This register is used to specify sector area in on-board rewriting modes. The initial value at reset is different in MN101EF29G and ICE

-In MN101EF29G

Bit No.	7	6	5	4	3	2	1	0
Bit name	Reserved	Reserved	Reserved	-	Reserved	Reserved	Reserved	DATA
At reset	0	0	0	-	1	1	0	0
Access	R/W	R/W	R/W	-	R/W	R/W	R/W	R/W

bp	Bit name	Description
7-5	Reserved	Always set to "0". *1)
4	-	-
3-2	Reserved	Always set to "1". *2)
1	Reserved	Always set to "0". *1)
0	DATA	0: Main area 1: DATA area

-In ICE

The following table shows the initial value of ICE

Bit No.	7	6	5	4	3	2	1	0
Bit name	Reserved							
At reset	0	0	0	0	0	1	0	1
Access	R/W							

bp	bp	Description
7-3	Reserved	Always set to "0". *1)
2	Reserved	Always set to "1". *2).
1	Reserved	Always set to "0". *1)
0	Reserved	Always set to "1". *2)



When the BOOT area starts, 4 KB of the boot area is mapping in the internal ROM space of the microcontroller (0x4000 to 0x23FFF). However, when it is set to FBEWER=0x4b, the area to be mapped changes from the BOOT area to the MAIN area. Therefore, operation of the FBEWER register should be done by executing the instructions placed on the internal RAM.



The Sector Protect/Security command enable register (FSKPBPER) is valid when the onboard rewriting enable register (FBEWER) is set to the on-board rewriting enable.



Always set "0" to the bp denoted by *1). Always set "1" to the bp denoted by *2).

18.4.4 Control Command

Flash memory incorporated in this LSI can be executed each operation by inputting address and data supporting command sequence described in Table:18.4.3

Table:18.4.3 Flash Memory Control Command

			Bus cycle										
Command sequence	Cycle	First		Second		Third		Fourth		Fifth		Last	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset	1	XXXh	F0h										
Auto Select	3	AAAh	AAh	555h	55h	AAAh	90h						
Program	4	AAAh	AAh	555h	55h	AAAh	A0h	PA	PD				
Program to Buffer	WC+4	AAAh	AAh	555h	55h	SA	25h	SA	WC	PA	PD	SA	PD
Program to Buffer Abort Reset	3	AAAh	AAh	555h	55h	AAAh	F0h						
Program Buffer to Flash	1	SA	29h										
Sector Erase	6 *1) (+SA(n))	AAAh	AAh	555h	55h	AAAh	80h	AAAh	AAh	555h	55h	SA	30h
Security Key Check	19	AAAh	AAh	555h	55h	AAAh	45h	100h	KD			10Fh	KD
Security Key Program	20	AAAh	AAh	555h	55h	AAAh	35h	100h	KD			100h	29h
Sector Protect Bit Program	6	AAAh	AAh	555h	55h	AAAh	80h	AAAh	AAh	555h	55h	SLA	C0h

^{* 1)} The Sector Address to be erased can be continuously input at 6 cycles or later. (input the Sector Address to erased and Data 30h in pairs.)

Symbol description:

Addr: Command address (An[11:0])

Data: Command data (Dn[7:0])

PA: Program address

PD: Program data

SA: Sector address

SLA: Protected sector address

KDn: Security key data (8bit, n=1 to 16)

WC: Word count number

X: H or L

Set the command address An issued by microcontroller to the following.

Command address An = 0x4000 + Addr

However, address recognized as a command address is an address in the internal ROM space (0x4000 to 0x23FFF) and it will be An[11:0].

Specify the first address of the corresponding sector as a sector address. (Refer to Figure:18.1.1)

In the same way, address recognized as a sector address is an address in the internal ROM space (0x4000 to 0x23FFF) and it is 7 bits of A[18:12].

In addition, specify the address in the internal ROM space (0x4000 to 0x23FFF) as a program address. The operation is not assured if addresses any other than the above are specified.

18.4.5 Operation

Table: 18.4.4 describes the operation of the flash memory control command.

■ Read/Reset

This is a command to input when it is recovered from the status of transiting to Auto Select mode (return to the normal Read mode of the memory space) after the Auto Select command is input. It is used with the Auto Select command as a set when the protect is executed.

■ Auto Select

This is used to confirm whether the command is operating normally or not when the security and protect are executed. When Auto Select command is input, it is transited to the Auto Select mode and when the Read operation is executed with the transition status, the special register for operation confirmation is read. The contents of the register is shown below.

(In addition, with the transition status to the Auto Select mode, command input other than Read/Reset are not accepted. Command should be executed after pulling out of the Auto Select mode with Read/Reset command once.)

Table:18.4.4 Special Register Address and Data at Auto Select Mode (EF31G)
--

	Sector	BOOT pin	Special register address specification	Output data		a	
			Address register An	Code *1			
	SA0	L	0x04004	Data	Data	Data	
Sector Protect	SA1	L	0x0C004	Data	Data	Data	
Verify	SA2	L	0x14004	Data	Data	Data	
	SA3	L	0x1C004	Data	Data	Data	

*1 DQ1: Protect status confirmation bit (Protect: 1, No protect: 0)j

; Select the Sector Address to be confirmed

DQ3: Security set status confirmation bit (Security set: 1, No security set: 0)

; Data is output whichever Sector Address is selected.

DQ4: Security release status confirmation bit (Security release NG: 1, Security release OK: 0)

; Data is output whichever Sector Address is selected.

■ Program

This is a data writing mode. For writing, command input is executed every 1 byte. After the command input, writing is automatically executed inside. As any command input can not be accepted during the automatic writing operation, execute the next command input after the writing is completed.

Program to Buffer

This is a command to store writing data to Buffer. Data to store is maximum 64 KB (when it is 8-bit). Data volume to store is specified with BC. If it is 32 Byte, input 1Fh (writing byte - 1) to BC. In addition, addresses to write data are automatically internally incremented, so input the only first address.

After data is stored, writing starts by the Program Buffer to Flash command.

■ Program to Buffer Abort Reset

Writing by Program to Buffer command is limited within the same Sector and can not write by two Sectors. If writing by two sectors is set, this memory core will be Program to buffer abort status and does not accept the command other than Program to Buffer Abort Reset. So, to execute the next command, input of this command and

recovery from Abort status are needed. In addition, other than this command, the recovery from the Abort status by the hard reset (set the P27 pin to L) is possible.

Program to Buffer to Flash

This is a command to write data stored by Program to Buffer command to memory. It is used with Program to Buffer as a set, and this command is input continuously after the Program to Buffer is input.

Sector Erase

Sector Erase is the function to erase by the sector. The Sector Erase function executes the erase of the sector corresponded with SA which is specified by the 6th cycle of command input. In order to erase multiple sectors, input sector Address and Data 30h in a pair after the 6th cycle of the command input. To confirm the state during the erase, execute with data polling. During automatic erase, any command will not be accepted. Please execute the next command input after completion of the erase.

■ Security Key Program

This LSI has a security function to prevent from reading and rewriting data without anthorization (through SECURITY KEY CHECK command to examine a security key code match). This function is enabled by programming a security key code, using SECURITY KEY PROGRAM command. The security key code is 128-bit length and the SECURITY KEY PROGRAM command inputs security key data (in a byte or word) in turn with fixed key address 100h. A security key address in SECURITY KEY PROGRAM command is incremented automatically inside the memory modules. After the SECURITY KEY PROGRAM command, Security Lock state is established by Hardware Reset or SECURITY KEY CHECK command with wrong security key data. During Security Lock state, other commands are not acceptable except AUTO SELECT and READ/RESET commands. Therefore, read program and erase operations for all sectors are inhibited. Please perform the following SECURITY KEY CHECK command to cancel Lock state. It is possible to confirm Lock state by the above AUTO SELECT command. In addition, SECURITY KEY PROGRAM command can be executed only once and the security key data (includes erase) cannot be changed.

Security Key Check

SECURITY KEY CHECK is a command to unlock Security Lock state that is activated by SECURITY KEY PROGRAM operation. Once Security Lock state is set by the operation, security function will be valid after RESET. It is always to required after Hardware Reset to unlock Lock state with SECURITY KEY CHECK command.

Sector Protect Bit Program

This LSI flash memory has the protect operation not to write data of specified sector. This operation disables write/erase of sector executed by Sector Protect Bit Program. When protect is set up by Sector Protect Bit Program command, it can not be released.



Protect can not be cancelled once it is set. Be careful of it in setting.

18.4.6 Program Flow Chart

Automatic program flow chart of this memory core is shown below.

■ Program Flow Chart




Figure:18.4.1 Program Flow Chart

Write Program Command Sequence (Address/Command)





Figure:18.4.2 Write Program Command Sequence

■ Program Buffer Program Flow Chart



*1) Polling is conducted for data of the last address stored in Program Buffer.

Figure:18.4.3 Program Buffer Program Flow Chart

Program to Buffer Command Sequence (Address/Command)




Figure:18.4.4 Program to Buffer Command Sequence

Write Program Buffer to Flash Command Sequence (Address/Command)

Byte Mode Sector Address/29h

Figure:18.4.5 Write Program Buffer to Flash Command Sequence

Protect Set-up 18.4.7

The following shows the flow chart for protect set-up to protect write data of this memory core.

Protect Set-up Flow Chart





Figure:18.4.6 Protect Set-up Flow Chart

*1) Support by commands when not executing hardware reset.

Input dummy

- (1) Program to Buffer command
- (2) Program to Buffer Abort Reset command



* Set the comand Address published form the microcontroller core as follows.

Command Address = 0x4000 + Address

Sector Protect Bit Program Command Sequence (Address/Command)




Figure:18.4.7 Sector Protect Bit Program Command Sequence

18.4.8 Erase Flow Chart

Automatic erase flow chart of this memory core is shown below.

■ Sector Erase Flow Chart




Figure:18.4.8 Sector Erase Flow Chart

Sector Erase Command Sequence (Address/Command)





Figure:18.4.9 Sector Erase Command Sequence

18.4.9 Data Polling Flow Chart

Data Polling Flow Chart

As a way to know whether the execution of the automatic program is in process or completion status, there is a data polling function. When the reading operation is executed while the automatic writing /erasing algorithm is executed, this memory core is output the reverse data of the written to DQ7 last. When the automatic writing / erasing algorithm is completed, this memory core is output the proper data written to DQ7 last. The flow chart of data polling confirming the automatic algorithm execution status is shown below.




- *1)VA: Address at Byte/Word PROGRAM mode, a last address at WRITE PROGRAM BUFFER to FLASH mode,0000h at CHIP ERASE mode, and an address specifying the last erase sector at SECTOR ERASE mode.
- As for writing with Write to Buffer, '1' is output to DQ1 in case of problems *2)DQ1: "BC does not agree with the amout of stored data(the number of byte). " or " write operation ranging two Sectors" . This function is valid as far as data polling is operating(DQ7 outputs the invert value of data).
- In case that program or erase operation is proceeding beyond the specified time *3)DQ5: (number of an internal pulses for program/erase), '1' is output to DQ5 as time-out. This function is valid as far as data polling is operating(DQ7 outputs the invert value of data).

Figure:18.4.10 Data Polling Flow Chart

18.4.10 Toggle Bit Flow Chart

■ Toggle Bit Flow Chart

The flow chart of the toggle bit confirmed the automatic algorithm execution status of this memory core is shown below.



*1)VA: Address 4100h at SECURITY KEY PROGRAM mode, Address of Sector to be protected at SECTOR PROTECT BIT PROGRAM mode.

*2)Toggle: In Toggle Bit operation, data are read from DQ6 twice and state is judged by whether the read data are alternating each other. In case former read data exists(i.e. read for the second time or third time and so on), toggle judge is done by whether read data is same with the previous one.

*3)DQ5: In case that program or erase operation is proceeding beyond the specified time (number of an internal pulses for program/erase), '1' is output to DQ5 as time-out. This function is valid during Toggle Bit operation(DQ6 toggles).

Figure:18.4.11 Toggle Bit Flow Chart

18.4.11 Security Key Unlock Flow Chart

■ Security Key Unlock Flow Chart

The flow chart of the security key unlock of this memory core is shown below.

When security is set (security key code is written), the following flow chart always must be executed after reset release. (Writing command will not be executed when security key code is written.)





Figure:18.4.12 Security Key Unlock Flow Chart

Security Key Check Command Sequence (Address/Data(Command))



<Explanation>

Relationship between Key Address of security and Key Data


Byte Mode

Key Address	100h	101h	102h	103h	 10Fh
Key Data	KD(0)	KD(1)	KD(2)	KD(3)	 KD(15)

* Key Data is little endian system.

Figure:18.4.13 Security Key Check Command Sequence

Security Key Program Command Sequence (Address/Data(Command))



* Key Address is not incremented. It is fixed value input of 100h.

Figure:18.4.14 Security Key Program Command Sequence

Auto Select Command Sequence (Address/Data(Command))




Figure:18.4.15 Auto Select Command Sequence

Read/Reset Command Sequence (Address/Data(Command))

Byte Mode XXXh/F0h

Figure:18.4.16 Read/Reset Command Sequence

18.4.12 Security Key Set Flow Chart

Security Key Set Flow Chart

The flow chart of the security key code set of this memory core is shown below.




Figure:18.4.17 Security Key Set Flow Chart

18.5 Connecting the PX-FW2

The MN101EF29G includes an on-chip 128KB flash EEPROM that can be erased and written electrically. The Panasonic PX-FW2 is used to program this on-chip flash EEPROM with the MN101EF29G in the onboard state. This chapter describes the procedure for connection the MN101EF29G to the PX-FW2.

18.5.1 PX-FW2 Connecting Signals

To connect the MN101EF29G to the PX-FW2, a total of 6 lines must be connected: three communication signal lines, reset, VDD, and VSS. The MN101EF29G is connected to the PX-FW2 using a 10-conductor flat cable. The PX-FW2 can be connected to the target board easily if a connector for a 10-conductor flat cable is mounted on the target board. If a connector cannot be mounted on the target board, the 10-conductor flat cable can be directly soldered to the board.



The length of the cable must not exceed 50 cm. The serial communication system may not work correctly with cables longer than 50 cm.

Table:18.5.1 MN101EF29G and PX-FW2 Pin Correspondence

MN101EF29G signals (pin number)	PX-FW2 connector signals (pin number)	I/O	Notes
NRST (12)	NRST (1)	MN101EF29G < PX-FW2	RESET
P01 (23)	TD0 (3)	MN101EF29G < PX-FW2	DATA
P02 (24)	TCLK (9)	MN101EF29G < PX-FW2	CLOCK
DMOD (21)	OP1 (8)	MN101EF29G < PX-FW2	MODE
VDD5	VDD (4)	MN101EF29G < PX-FW2	POWER SUPPLY
VSS	GND (2,10)	-	GND



If a flash programmer other than the Panasonic PX-FW2 is used, the connection pins may differ from those shown in Table:18.5.1

18.5.2 The example of a connection circuit with PX-FW2

If at all possible, all other circuits should be disconnected when the MN101EF29G is connected to the PX-FW2 with this connection circuit. If disconnecting other circuits is difficult, design the connection circuit so that communication is performed reliably by selecting optimal component values based on the instructions in this manual.




Figure:18.5.1 Sample Connection Circuit Using a 10-Conductor Flat Cable



Be careful not to mistake the pin numbers on the 10-conductor flat cable connector. The pin numbers on this connector are set up so that, when the connector is viewed from the connection target side with the cutout pointing, the upper right pin is pin 1, and the lower right pin is pin 2. Similarly, the upper left pin is pin 9 and the lower left pin is pin 10.

Use an open collector (or similar) reset circuit, and design the circuit so that signals do not collide.

18.6 Component Value Calculations

This section presents the calculations for each of the components used for connection with the PX-FW2.

18.6.1 Component Values

The table shows the values of the components used in figure 18.5.1.

- -The value of the resistor R1 must be greater than RupRst.
- -The values of the resistors R2,R3 and R4 must be greater than RupMin and greater than 1 k ohm.
- -The value of the resistor R5 must be less than 1/10 that of R1 and less than RsMax.
- -The value of the resistor R6 must be less than 1/10 that of R2 and less than RsMax.
- -The value of the resistor R7 must be less than 1/10 that of R3 and less than RsMax.
- -The value of the resistor R8 must be less than 1/10 that of R4 and less than RsMax.
- -C1 must be less than Crst and less than 100 uF.
- -C2,C3 and C4 must be under 50 pF.
- -Except for the VDD and VSS lines, the line length of the signal from the connector to the microcomputer must be less than 50 cm.

[18.5.2 The example of a connection circuit with PX-FW2]



This document is written assuming that the clock and data outputs used from the PX-FW2 are the push-pull outputs. The required component values will differ from those shown here if the PX-FW2 open-drain outputs are used.

Reset Signal Capacitor (C1) Maximum Value Calculation 18.6.2

Writing to MN101EF29G, it uses the oscillator stabilization time after the microcomputer resets. The rise time of the reset must beless than 1/3 of the oscillator stabilization time (Twait). The maximum value, C_{rst}, of the reset signal capacitor is determined from the equation (1).

$$C_{rst} = \underbrace{\begin{array}{c} \text{The oscillator stabilization time} \\ 3 * \text{Pull-up resistor R1} \end{array}}_{\text{...}} \text{ Equation (1)}$$

Pull-up Resistor (R1) Minimum Value Calculation 18.6.3

The maximum output current from the PX-FW2 is 12 mA. Since this value is the maximum load current available for outputting a low level, R_{upMin} can be determined from equation (2).

$$R_{upMin} = \begin{array}{c} & \text{Operating supply voltage (VDD)} \\ & \underline{\qquad \qquad } \\ & 12mA \end{array}$$

Relationship Between RupRst and RsRt 18.6.4

If you want to insert a resistor with a large value in series with the reset pin, the pull-up resistor (R_{upRst}) and the series resistor (R_{sRst}) must meet the condition in equation (3) so that the signal level falls all the way to the low level.

18.6.5 Pull-up Resistor (R2, R3 and R4) Minimum Value Calculations

Find the maximum output current, I_{OH}, for the pins used for communication from 1.5.3 "DC Characteristic". Since that value is the maximum load current available for outputting a high level, R_{upMin} can be determined from equation (4).

$$R_{upMin} = \frac{\text{Operating supply voltage (V}_{DD})}{\text{Pin maximum output current (I}_{OH})} \dots \text{ Equation (4)}$$

Communication Pin Series Resistor (R6, R7 and R8) Maximum 18.6.6 Value Calculations

If series resistors are inserted in the communication pin lines, the signal transmission speed will be slowed due to the influence of the load capacitors (C2, C3). To assure reliable communication, the time for the signal voltage to change by 63% of the supply voltage (i.e. the time constant) must be held to under 1/8 of the communication

If we assume that the load capacitance is 50 pF and the communication frequency is 1 MHz, then the maximum resistor value (R_{sMax}) allowable for reliable communication will be, from equation (5), 2.5 k ohm.

$$R_{sMax} =$$
 ... Equation (5)
8 * Communication frequency (f) * Load capacitance (C)




Figure:18.6.1 Relationship Between Communication Frequency, R, and C



When it is used an on board debugger, please make resistance value to classify into series on a communication terminal less than 100 ohm

18.6.7 Relationship Between R_{upMin} and R_{sMax}

It will be possible to insert resistors with large values in series in the communication lines if the communication speed is lowered. However, even in that case, the pull-up resistor (R_{upMin}) and the series resistor (R_{sMax}) must meet the condition in equation (6) so that the signals fall to the low level.

$$R_{upMin}$$
 * $\frac{1}{10}$ >= R_{sMax} ... Equation (6)

18.7 Flash Memory Programming Procedure

This section describes the procedures for onboard serial programming using the PX-FW2.

18.7.1 Overview of the Flash Memory Programming Procedure

This program runs on the microcomputer and is used to control programming the MN101EF29G on-chip flash EEPROM using the Panasonic PX-FW2.

Using PX-FW2 to opearate on-board serial writing of MN101EF29G, micon program that is called boot program is not needed.



Using on-board serial writer other than PX-FW2, boot program may be needed

18.7.2 KeyCode

The security method used in the MN101EF29G is the dedicated area storage method (128-bit fixed length). See the PX-FW2 User's Manual for details on the security functions and the KeyCodes.

18.7.3 **Protection Function**

The MN101EF29G is supported the protection functions. See the PX-FW2 User's Manual for details on the protection functions.

Flash Programming Control Program 18.7.4

The programming control program is loaded in RAM in the target microcomputer and implements the flash memory write control algorithm. This program includes functions for erasing flash memory, for writing the user program to flash memory, and for reading out data from flash memory. This program is loaded into RAM from the programmer using serial communication between the PX-FW2 and the boot program.

Note that the file MN101EF29G.exe is included in the additional product information pack. Executing this file registers both MN101EF29G product information and the programming control program with Flash Commander. Note that the file MN101EF29G.exe is included in the additional product information pack. Executing this file registers both MN101EF29G product information and the programming control program with Flash Commander.

18.8 Boot Area Programming Procedure

This section describes the procedures of onboard serial programming for the boot area using the PX-FW2.

18.8.1 Overview of the Flash Memory Programming Procedure

This program runs on the microcomputer and is used to control programming the MN101EF29G on-chip flash EEPROM using the Panasonic PX-FW2.

Using PX-FW2 to opearate on-board serial writing of MN101EF29G, micon program that is called boot program is not needed.



Using on-board serial writer other than PX-FW2, boot program may be needed

KeyCode 18.8.2

The security method used in the MN101EF29G is the dedicated area storage method (128-bit fixed length). See the PX-FW2 User's Manual for details on the security functions and the KeyCodes.

18.8.3 **Protection Function**

The MN101EF29G is supported the protection functions. See the PX-FW2 User's Manual for details on the protection functions.

Flash Programming Control Program 18.8.4

The programming control program is loaded in RAM in the target microcomputer and implements the flash memory write control algorithm. This program includes functions for erasing flash memory, for writing the user program to flash memory, and for reading out data from flash memory. This program is loaded into RAM from the programmer using serial communication between the PX-FW2 and the boot program.

MN101EF29G.exe is attached for the additional product information pack.

Note that the file MN101EF29G.exe for MN101EF29G(Boot) is included in the additional product information pack. Executing this file registers both MN101EF29G(Boot) product information and the programming control program with Flash Commander.

18.9 ROM Programming Service

Panasonic Corporation provides ROM programming service.

This LSI can be produced in which the arbitrary data has been written in advance.

The protect information to prevent writing/erasing errors and the security key code to prevent alteration or leakage of the program can be set.

Request it from our ROM order service.

18.9.1 ROM Data Configuration

For your ROM structure, select one among six configurations of ROM data according to your usage. Table:18.9.1 shows ROM data configuration.

Table:18.9.1 ROM Data Configuration

BOOT Mode Microcontroller

		BOOT Mo	de Microcontroller Rewritin	g Method
		Unused	Us	ed
		Configuration 1	Configuration 2	Configuration 3
Protect/	Unused	MAIN	MAIN	воот
Security Function		Configuration 4	Configuration 5	Configuration 6
	Used	MAIN ALL"1" Protect Security	MAIN BOOT Protect Security	BOOT Protect Security

MAIN: Data for MAIN area BOOT: Data for BOOT area ALL"1": 0xFF padding data Protect: Protect information Security: Key code for security

Configuration 1

BOOT mode microcontroller rewriting method: Unused Protect / Security function : Unused

Prepare only the data file for MAIN area.

The size of the data file for MAIN area should be adjusted to less than 132 KB.

Configuration 2, 3

BOOT mode microcontroller rewriting method: Used Protect / Security function : Unused

Prepare the data file for MAIN area and the data file for BOOT area. (Configuration 2)

The size of the data file for MAIN area should be adjusted to less than 132 KB.

The size of the data file for BOOT area should be adjusted to less than 4 KB.

Prepare only the data file for BOOT area. (Configuration 3)

Configuration 4

BOOT mode microcontroller rewriting method: Unused Protect / Security function : Used

Prepare the data file for MAIN area and the data file for protect / security.

The size of the data file for MAIN area should be adjusted to less than 132 KB.

For the data file for protect/security, refer to [Chapter 18 18.9.2 File for Protect / Security].

Configuration 5 and 6

BOOT mode microcontroller rewriting method: Used Protect / Security function : Used

Prepare the data file for MAIN area and the data file for BOOT area/ protect/ security. (Configuration 5)

The size of the data file for MAIN area should be adjusted to less than 132 KB.

For the data file for BOOT area/ protect/ security, refer to [Chapter 18 18.9.2 File for Protect / Security].

Prepare only the data file for BOOT area/ protect/ security. (Configuration 6).

18.9.2 File for Protect / Security

When using protect / security function, prepare the data for BOOT area and the data for protect / security with one file. Figure:18.9.1 shows the configuration of the file for protect / security. Figure:18.9.2 shows the protect information.




Figure:18.9.1 File for Protect / Security




Figure:18.9.2 Protect Information

The following description shows precautions for creation of the file for protect / security.

- Compose the file for protect/security of 4 KB + 64 byte.
- When the data for BOOT area is less than 4 KB, perform padding by "0xFF".
- When BOOT mode microcontroller rewriting method is not used, perform padding by "0xFF" to BOOT area.
- When the protect function is not used, set all the data of the protect information to "0xFF".
- When the security function is not used, set all the data of the security key code to "0xFF".
- Even when the protect or the security function is not used, allocate the ID code.

18.9.3 ROM Order Service

For the ROM order service, consult our sales offices.

18.10Special Function Registers List

Address	Register				Bit S	mbol				Page
7.taa	. togictor	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	. ago
		TM9BCL7	TM9BCL6	TM9BCL5	TM9BCL4	TM9BCL3	TM9BCL2	TM9BCL1	TM9BCL0	
0x03E30	TM9BCL	Х	Х	X	Х	Х	Х	Х	X	VII-19
				7	Timer 9 Binary Co	unter Lower 8 B	it			
		TM9BCH7	TM9BCH6	TM9BCH5	TM9BCH4	TM9BCH3	TM9BCH2	TM9BCH1	TM9BCH0	
0x03E31	TM9BCH	Х	X	X	Х	X	X	X	X	VII-19
					Timer 9 Binary C					
		TM9OC1L7	TM9OC1L6	TM9OC1L5	TM9OC1L4	TM9OC1L3	TM9OC1L2	TM9OC1L1	TM9OC1L0	
0x03E32	TM9OC1L	Х	Х	X	X	X	X	Х	Х	VII-17
		T140004117	T140004110		ner 9 Compare R	•		T140004114	T110001110	
000500	TMOOOALI	TM9OC1H7	TM9OC1H6	TM9OC1H5	TM9OC1H4	TM9OC1H3	TM9OC1H2	TM9OC1H1	TM9OC1H0	VII-1
0x03E33	TM9OC1H	Х	Х	X	X	X	X	Х	Х	VII-17
		TM9PR1L7	TM9PR1L6	TM9PR1L5	mer 9 Compare R	TM9PR1L3	TM9PR1L2	TM9PR1L1	TM9PR1L0	
0.02524	TM9PR1L	X X		X X	TM9PR1L4 X	TM9PR1L3	X X			VII-18
0x03E34	INISPRIL	^	Х		imer 9 Preset Re			Х	Х	V 11- 1 C
		TM9PR1H7	TM9PR1H6	TM9PR1H5	TM9PR1H4	TM9PR1H3	TM9PR1H2	TM9PR1H1	TM9PR1H0	
0x03E35	TM9PR1H	X X	X	X	X X	X	X	X	X	VII-18
いんいろころう	TIVISPRIT		^		imer 9 Preset Re			^	_ ^	V 11-10
		TM9ICL7	TM9ICL6	TM9ICL5	TM9ICL4	TM9ICL3	TM9ICL2	TM9ICL1	TM9ICL0	
0x03E36	TM9ICL	X	X	X	X X	X	X	X	X	VII-19
UXU3E30	TWISICE	^	^	^		pture Lower 8 Bit		^	^	V 11- 1 3
		TM9ICH7	TM9ICH6	TM9ICH5	TM9ICH4	TM9ICH3	TM9ICH2	TM9ICH1	TM9ICH0	
0x03E37	TM9ICH	X	X	X	X X	X	X	X	X	VII-19
UXU3E31	TWEIGH	^	^	^	Timer 9 Input Ca			^	^	VII-13
		Reserved	T9ICEDG1	TM9CL	TM9EN	TM9PS1	TM9PS0	TM9CK1	TM9CK0	
		0	0	1	0	0	0	0	0	\/ 20
0x03E38	TM9MD1		Capture trigger	Timer output	Timer count	-				VII-2
		Always set to "0"	edge selection	reset signal	control	Count cloc	k selection	Clock sour	ce selection	
		T9ICEDG0	T9PWMSL	TM9BCR	TM9PWM	TM9IRS1	T9ICEN	T9ICT1	T9ICT0	
		0	0	0	0	0	0	0	0	
0x03E39	TM9MD2	Capture trigger edge selection	PWM mode selection	Timer count clear source selection	Timer output waveform selection	Timer interrupt source selection	Input Capture operation enable selection	Capturetrig	ger selection	VII-29
		TM9OC2L7	TM9OC2L6	TM9OC2L5	TM9OC2L4	TM9OC2L3	TM9OC2L2	TM9OC2L1	TM9OC2L0	
0x03E3A	TM9OC2L	Х	X	X	Х	X	Х	X	Х	VII-1
				Tir	ner 9 Compare R	egister 2 Lower 8	Bit			
		TM9OC2H7	TM9OC2H6	TM9OC2H5	TM9OC2H4	TM9OC2H3	TM9OC2H2	TM9OC2H1	TM9OCHL0	
0x03E3B	TM9OC2H	Х	Х	Х	Х	Х	Х	Х	Х	VII-17
					ner 9 Compare R					
		TM9PR2L7	TM9PR2L6	TM9PR2L5	TM9PR2L4	TM9PR2L3	TM9PR2L2	TM9PR2L1	TM9PR2L0	
0x03E3C	TM9PR2L	Х	X	Х	Х	X	X	X	X	VII-18
					imer 9 Preset Rec					
<u> </u>		TM9PR2H7	TM9PR2H6	TM9PR2H5	TM9PR2H4	TM9PR2H3	TM9PR2H2	TM9PR2H1	TM9PR2H0	
0x03E3D	TM9PR2H	Х	X	Х	Х	X	X	X	X	VII-18
				Т	imer 9 Preset Reç	jister 2 Upper 8 B	Bit		1	
·		TM9CKSMP	-		-	-	-	-	-	
いべいるとっこ	TM9MD3	0	-	-	-	-	-	-	-	\/II 24
0x03E3E	I IVISIVID3	Input Capture sampling selection	-	-	-	-	-	-	-	VII-30
		-	-	-	TM4IOSEL	TM3IOSEL	TM2IOSEL	TM1IOSEL	TM0IOSEL	
0x03E42	TMCKSEL1	-	-	-	0	0	0	0	0	V-21
5X00L72	IMONOELI	-	-	-	Timer4 input selection	Timer3 input selection	Timer2 input selection	Timer1 input selection	Timer0 input selection	v- ∠ I

Address	Register				Bit S	ymbol				Page
Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	raye
		-	-	-	-	-	TM9IOSEL	TM81OSEL	TM07OSEL	
0x03E43	TMCKSEL2		-	•	-	-	0	0	0	VII-31
		-	-	-	-	-	Timer 9 input selection	Timer 8 input selection	Timer 7 input selection	
		TMINSEL17	TMINSEL16	TMINSEL15	TMINSEL14	TMINSEL13	TMINSEL12	TMINSEL11	TMINSEL10	
0x03E44	TMINSEL1	0	0	0	0	0	0	0	0	V-22
		Timer 3 inp	ut selection	Timer 2 inp	ut selection	Timer 1 inp	out selection	Timer 0 in	put selection	
		TMINSEL27	TMINSEL26	TMINSEL25	TMINSEL24	TMINSEL23	TMINSEL22	TMINSEL21	TMINSEL20	
0x03E45	TMINSEL2	0	0	0	0	0	0	0	0	V-23, VII-32
			ut selection	·	ut selection	·	out selection		out selection	
		LC00BUF7	LC00BUF6	LC00BUF5	LC00BUF4	LC00BUF3	LC00BUF2	LC00BUF1	LC00BUF0	\0.4.00
0x03E70	LC00BUF	Х	Х	Х	X	X	Х	Х	Х	XV-20
		LC01BUF7	LC01BUF6	LC01BUF5	LC01BUF4	tput latch data LC01BUF3	LC01BUF2	LC01BUF1	LC01BUF0	
0x03E71	LC01BUF	X	X	X	X X	X	X	X	X	XV-20
UXUSL71	LCOTBOT	^	^	^		tput latch data	^	^	^	XV-20
		LC02BUF7	LC02BUF6	LC02BUF5	LC02BUF4	LC02BUF3	LC02BUF2	LC02BUF1	LC02BUF0	
0x03E72	LC02BUF	X	X	X	Х	Х	Х	Х	Х	XV-20
			I		Segment ou	tput latch data	I		1	
		LC03BUF7	LC03BUF6	LC03BUF5	LC03BUF4	LC03BUF3	LC03BUF2	LC03BUF1	LC03UF0	
0x03E73	LC03BUF	Х	Х	Х	Х	Х	Х	Х	Х	XV-20
					Segment ou	tput latch data				
		LC04BUF7	LC04BUF6	LC04BUF5	LC04BUF4	LC04BUF3	LC04BUF2	LC04BUF1	LC04BUF0	
0x03E74	LC04BUF	Х	Х	Х	X	Х	Х	Х	Х	XV-20
		LCOEDUEZ	LOSEBLIES	LCOEDUTE		tput latch data	LCOEDUES	I COEDUEA	LCOEDUEO	
0x03E75	LC05BUF	LC05BUF7	LC05BUF6 X	LC05BUF5 X	LC05BUF4	LC05BUF3	LC05BUF2 X	LC05BUF1 X	LC05BUF0 X	XV-20
0X03L73	LCOSBOI	^	^	^		tput latch data	^	^	^	XV-20
		LC06BUF7	LC06BUF6	LC06BUF5	LC06BUF4	LC06BUF3	LC06BUF2	LC06BUF1	LC06BUF0	
0x03E76	LC06BUF	X	X	X	X	X	X	X	X	XV-20
			<u>l</u>		Segment ou	tput latch data	<u>l</u>	<u>l</u>		
		LC07BUF7	LC07BUF6	LC07BUF5	LC07BUF4	LC07BUF3	LC07BUF2	LC07BUF1	LC07BUF0	
0x03E77	LC07BUF	X	Х	X	Х	Х	Х	Х	Х	XV-20
					Segment ou	tput latch data				
		LC08BUF7	LC08BUF6	LC08BUF5	LC08BUF4	LC08BUF3	LC08BUF2	LC08BUF1	LC08BUF0	
0x03E78	LC08BUF	Х	Х	Х	X	Х	Х	Х	Х	XV-20
		LC09BUF7	LC09BUF6	LC09BUF5	Segment ou LC09BUF4	tput latch data LC09BUF3	LC09BUF2	LC09BUF1	LC09BUF0	
0x03E79	LC09BUF	Х Х	Х Х	Х Х	Х Х	Х Х	Х Х	X	Х Х	XV-20
0X03L73	LOUSDOI	^	^	^		tput latch data	^		_ ^	XV-20
		LC0ABUF7	LC0ABUF6	LC0ABUF5	LC0ABUF4	LC0ABUF3	LC0ABUF2	LC0ABUF1	LC0ABUF0	
0x03E7A	LC0ABUF	Х	Х	Х	Х	Х	Х	Х	Х	XV-20
			I.		Segment ou	tput latch data	I.	l		
		LC0BBUF7	LC0BBUF6	LC0BBUF5	LC0BBUF4	LC0BBUF3	LC0BBUF2	LC0BBUF1	LC0BBUF0	
0x03E7B	LC0BBUF	Х	Х	X	Х	Х	Х	Х	Х	XV-20
						tput latch data			_	
	1.0000115	LC0CBUF7	LC0CBUF6	LC0CBUF5	LC0CBUF4	LC0CBUF3	LC0CBUF2	LC0CBUF1	LC0CBUF0	V/ / 00
0x03E7C	LC0CBUF	Х	Х	Х	X Sogmont ou	X tout lateb data	Х	Х	Х	XV-20
		LC0DBUF7	LC0DBUF6	LC0DBUF5	LC0DBUF4	tput latch data LC0DBUF3	LC0DBUF2	LC0DBUF1	LC0DBUF0	
0x03E7D	LC0DBUF	X	X	X X	X X	X X	X X	X	X	XV-20
0.002.2	200220.		^			tput latch data	^			XV 20
		LC0EBUF7	LC0EBUF6	LC0EBUF5	LC0EBUF4	LC0EBUF3	LC0EBUF2	LC0EBUF1	LC0EBUF0	
0x03E7E	LC0EBUF	Х	Х	Х	Х	Х	Х	Х	Х	XV-20
			•		Segment ou	tput latch data	•	•	•	
		LC0FBUF7	LC0FBUF6	LC0FBUF5	LC0FBUF4	LC0FBUF3	LC0FBUF2	LC0FBUF1	LC0FBUF0	
		Х	Х	Х	Х	Х	Х	Х	Х	XV-20
0x03E7F	LC0FBUF					tput latch data				
0x03E7F	LC0FBUF					LOAODLIEO	LC10BUF2	LC10BUF1	LC10BUF0	
		LC10BUF7	LC10BUF6	LC10BUF5	LC10BUF4	LC10BUF3				V/V / 00
0x03E7F 0x03E80	LC10BUF	LC10BUF7	LC10BUF6 X	LC10BUF5 X	Х	Х	X	X	X	XV-20
		X	Х	Х	X Segment ou	X tput latch data	Х	Х	Х	XV-20
					Х	Х				XV-20 XV-20

					Bit S	ymbol				
Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
		LC12BUF7	LC12BUF6	LC12BUF5	LC12BUF4	LC12BUF3	LC12BUF2	LC12BUF1	LC12BUF0	
0x03E82	LC12BUF	Х	Χ	Х	Х	Х	Х	Х	Х	XV-20
		104001157	104001150	104001155		tput latch data	LOVODUEO	104001154	104001150	
0x03E83	LC13BUF	LC13BUF7	LC13BUF6 X	LC13BUF5 X	LC13BUF4 X	LC13BUF3 X	LC13BUF2 X	LC13BUF1 X	LC13BUF0 X	XV-20
000505	LC 13BOI	^	^	^		tput latch data	^	^	^	XV-20
		LC14BUF7	LC14BUF6	LC14BUF5	LC14BUF4	LC14BUF3	LC14BUF2	LC14BUF1	LC14BUF0	
0x03E84	LC14BUF	Х	Х	Х	Х	Х	Х	Х	Х	XV-20
				1		tput latch data			•	
		LC15BUF7	LC15BUF6	LC15BUF5	LC15BUF4	LC15BUF3	LC15BUF2	LC15BUF1	LC15BUF0	10100
0x03E85	LC15BUF	Х	Х	Х	X	X	Х	Х	Х	XV-20
		LC16BUF7	LC16BUF6	LC16BUF5	LC16BUF4	tput latch data LC16BUF3	LC16BUF2	LC16BUF1	LC16BUF0	
0x03E86	LC16BUF	X	X	X	X X	X X	X	X	X	XV-20
						tput latch data			l	<u>_</u>
		LC17BUF7	LC17BUF6	LC17BUF5	LC17BUF4	LC17BUF3	LC17BUF2	LC17BUF1	LC17BUF0	
0x03E87	LC17BUF	Х	Х	Х	Х	Х	X	Х	Х	XV-20
					ŭ	tput latch data				
		LC18BUF7	LC18BUF6	LC18BUF5	LC18BUF4	LC18BUF3	LC18BUF2	LC18BUF1	LC18BUF0	10100
0x03E88	LC18BUF	Х	Х	Х	X Comment our	X	Х	Х	Х	XV-20
		LC19BUF7	LC19BUF6	LC19BUF5	LC19BUF4	tput latch data LC19BUF3	LC19BUF2	LC19BUF1	LC19BUF0	
0x03E89	LC19BUF	X	X	X	X	X	X	X	X	XV-20
					Segment ou	tput latch data			I	
		LC1ABUF7	LC1ABUF6	LC1ABUF5	LC1ABUF4	LC1ABUF3	LC1ABUF2	LC1ABUF1	LC1ABUF0	
0x03E8A	LC1ABUF	Х	Х	Х	Х	Х	Х	Х	Х	XV-20
					-	tput latch data				
		LC1BBUF7	LC1BBUF6	LC1BBUF5	LC1BBUF4	LC1BBUF3	LC1BBUF2	LC1BBUF1	LC1BBUF0	10100
0x03E8B	LC1BBUF	Х	Х	Х	X	X	Х	Х	Х	XV-20
		LCDEN	Reserved	LCDTY1	LCDTY0	put latch data LCDCK3	LCDCK2	LCDCK1	LCDCK0	
		0	0	0	0	0	0	0	0	V// 7
0x03E90	LCDMD1	LCD driver	Always set to		-		-	ource selection	1	XV-7
		circuit start flag	"0"		duty selection					
		Reserved	Reserved	Reserved	Reserved	LCRHL	LCREN	Reserved	Reserved	
0x03E91	LCDMD2	0	0	0	0	0	0 Internal partial	0	0	XV-9
0x03E91	LCDIMD2		Always	set to "0"		Internal partial pressure type selection	pressure connect selection	Always	set to "0"	XV-9
		-	-	-	-	TMSEL3	TMSEL2	TMSEL1	LCDCKSEL	
		-	-	-	-	0	0	0	0	
0x03E92	LCDMD3	-	-	-	-	Timer	0 to 4, A input sel	ection	Oscillation dividing circuit/ selection timer selection	XV-10
		COMSL3	COMSL2	COMSL1	COMSL0	Reserved	VLC3SL	VLC2SL	VLC1SL	
0x03E93	LCCTR0	0	0	0	0	0	0	0	0	XV-11
いれいろとろう	LOCIKU	COM3/ port 87	COM2/ port 86	COM1/ port 85	COM0/ port 84	Always set to	VLC3/ port 92	VLC2/ port 93	VLC1/ port 94	VA-11
		selection	selection	selection	selection	"0"	selection	selection	selection	
			Selection	SCICOLIOIT			1.0401.0	1.0401.4	LC1SL0	
		LC1SL7	LC1SL6	LC1SL5	LC1SL4	LC1SL3	LC1SL2	LC1SL1		
0x03E94	LCCTR1	LC1SL7	LC1SL6	LC1SL5	0	0	0	0	0	X\/-13
0x03E94	LCCTR1	LC1SL7 0 SEG7/	LC1SL6 0 SEG6/	LC1SL5 0 SEG5/	0 SEG4/	0 SEG3/	0 SEG2/	0 SEG1/	0 SEG0/	XV-13
0x03E94	LCCTR1	LC1SL7 0 SEG7/ port 74 selection	LC1SL6 0 SEG6/ port 75 selection	LC1SL5 0 SEG5/ port 76 selection	0 SEG4/ port 77 selection	0 SEG3/ port 80 selection	0 SEG2/ port 81 selection	0	0 SEG0/ port 83 selection	XV-13
0x03E94	LCCTR1	LC1SL7 0 SEG7/ port 74 selection LC2SL7	LC1SL6 0 SEG6/ port 75 selection LC2SL6	LC1SL5 0 SEG5/ port 76 selection LC2SL5	0 SEG4/ port 77 selection LC2SL4	0 SEG3/ port 80 selection LC2SL3	0 SEG2/ port 81 selection LC2SL2	0 SEG1/ port 82 selection LC2SL1	0 SEG0/ port 83 selection LC2SL0	XV-13
		LC1SL7 0 SEG7/ port 74 selection LC2SL7 0	LC1SL6 0 SEG6/ port 75 selection LC2SL6 0	LC1SL5 0 SEG5/ port 76 selection LC2SL5 0	0 SEG4/ port 77 selection LC2SL4 0	0 SEG3/ port 80 selection LC2SL3	0 SEG2/ port 81 selection LC2SL2 0	0 SEG1/ port 82 selection LC2SL1 0	0 SEG0/ port 83 selection LC2SL0 0	
0x03E94 0x03E95	LCCTR1	LC1SL7 0 SEG7/ port 74 selection LC2SL7 0 SEG15/	LC1SL6 0 SEG6/ port 75 selection LC2SL6 0 SEG14/	LC1SL5 0 SEG5/ port 76 selection LC2SL5 0 SEG13/	0 SEG4/ port 77 selection LC2SL4 0 SEG12/	0 SEG3/ port 80 selection LC2SL3 0 SEG11/	0 SEG2/ port 81 selection LC2SL2 0 SEG10/	0 SEG1/ port 82 selection LC2SL1 0 SEG9/	0 SEG0/ port 83 selection LC2SL0 0 SEG8/	XV-13 XV-14
		LC1SL7 0 SEG7/ port 74 selection LC2SL7 0	LC1SL6 0 SEG6/ port 75 selection LC2SL6 0	LC1SL5 0 SEG5/ port 76 selection LC2SL5 0	0 SEG4/ port 77 selection LC2SL4 0	0 SEG3/ port 80 selection LC2SL3	0 SEG2/ port 81 selection LC2SL2 0	0 SEG1/ port 82 selection LC2SL1 0	0 SEG0/ port 83 selection LC2SL0 0	
		LC1SL7 0 SEG7/ port 74 selection LC2SL7 0 SEG15/ port 64 selection LC3SL7	LC1SL6 0 SEG6/ port 75 selection LC2SL6 0 SEG14/ port 65 selection LC3SL6	LC1SL5 0 SEG5/ port 76 selection LC2SL5 0 SEG13/ port 66 selection LC3SL5	0 SEG4/ port 77 selection LC2SL4 0 SEG12/ port 67 selection LC3SL4	0 SEG3/ port 80 selection LC2SL3 0 SEG11/ port 70 selection LC3SL3	0 SEG2/ port 81 selection LC2SL2 0 SEG10/ port 71 selection LC3SL2	0 SEG1/ port 82 selection LC2SL1 0 SEG9/ port 72 selection LC3SL1	0 SEG0/ port 83 selection LC2SL0 0 SEG8/ port 73 selection LC3SL0	
0x03E95	LCCTR2	LC1SL7 0 SEG7/ port 74 selection LC2SL7 0 SEG15/ port 64 selection LC3SL7 0	LC1SL6 0 SEG6/ port 75 selection LC2SL6 0 SEG14/ port 65 selection LC3SL6 0	LC1SL5 0 SEG5/ port 76 selection LC2SL5 0 SEG13/ port 66 selection LC3SL5 0	0 SEG4/ port 77 selection LC2SL4 0 SEG12/ port 67 selection LC3SL4 0	0 SEG3/ port 80 selection LC2SL3 0 SEG11/ port 70 selection LC3SL3 0	0 SEG2/ port 81 selection LC2SL2 0 SEG10/ port 71 selection LC3SL2 0	0 SEG1/ port 82 selection LC2SL1 0 SEG9/ port 72 selection LC3SL1 0	0 SEG0/ port 83 selection LC2SL0 0 SEG8/ port 73 selection LC3SL0 0	XV-14
		LC1SL7 0 SEG7/ port 74 selection LC2SL7 0 SEG15/ port 64 selection LC3SL7	LC1SL6 0 SEG6/ port 75 selection LC2SL6 0 SEG14/ port 65 selection LC3SL6	LC1SL5 0 SEG5/ port 76 selection LC2SL5 0 SEG13/ port 66 selection LC3SL5	0 SEG4/ port 77 selection LC2SL4 0 SEG12/ port 67 selection LC3SL4	0 SEG3/ port 80 selection LC2SL3 0 SEG11/ port 70 selection LC3SL3	0 SEG2/ port 81 selection LC2SL2 0 SEG10/ port 71 selection LC3SL2	0 SEG1/ port 82 selection LC2SL1 0 SEG9/ port 72 selection LC3SL1	0 SEG0/ port 83 selection LC2SL0 0 SEG8/ port 73 selection LC3SL0	

Address	Pogists:				Bit S	ymbol				Do
Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
		LC4SL7	LC4SL6	LC4SL5	LC4SL4	LC4SL3	LC4SL2	LC4SL1	LC4SL0	
		0	0	0	0	0	0	0	0	V// 40
0x03E97	LCCTR4	SEG31/	SEG30/	SEG29/	SEG28/ port 47	SEG27/	SEG26/	SEG25/	SEG24/	XV-16
		port 44 selection	port 45 selection	port 46 selection	port 47 selection	port 57 selection	port 56 selection	port 55 selection	port 54 selection	
		LC5SL7	LC5SL6	LC5SL5	LC5SL4	LC5SL3	LC5SL2	LC5SL1	LC5SL0	
		0	0	0	0	0	0	0	0	
0x03E98	LCCTR5	SEG39/	SEG38/	SEG37/	SEG36/	SEG35/	SEG34/	SEG33/	SEG32/	XV-17
		port 33 selection	port 34 selection	port 35 selection	port 36 selection	port 40 selection	port 41 selection	port 42 selection	port 43 selection	
		LC6SL7	LC6SL6	LC6SL5	LC6SL4	LC6SL3	LC6SL2	LC6SL1	LC6SL0	
		0	0	0	0	0	0	0	0	
0x03E99	LCCTR6	SEG47/	SEG46/	SEG45/	SEG44/	SEG43/	SEG42/	SEG41/	SEG40/	XV-18
		port 12	port 13	port 14	port 15	port 16	port 30	port 31	port 32	
		selection	selection	selection	selection	selection	selection	selection	selection	
		-	LC7SL6	LC7SL5	LC7SL4	LC7SL3	LC7SL2	LC7SL1	LC7SL0	
0x03E9A	LCCTR7	-	0	0	0	0	0	0	0	XV-19
OXOGEOT	2001117	_	SEG54/ port 20	SEG53/ port 21	SEG52/ port 22	SEG51/ port 23	SEG50/ port 24	SEG49/ port 10	SEG48/ port 11	Αν 15
			selection	selection	selection	selection	selection	selection	selection	
		FM0DE	AT0ACT	AT0MD3	AT0MD2	AT0MD1	AT0MD0	Reserved	AT0EN	
		0	0	0	0	0	0	0	0	
0x03EC0	AT0CNT0	Increment control flag for memory pointer 0	ATC0 software activation flag		ATC0 data t	ransfer mode		Always set to	ATC0 transfer enable flag	XVI-7
		-	-	Reserved	BTSTP	AT0IR3	AT0IR2	AT0IR1	AT0IR0	
		-	-	0	0	0	0	0	0	
0x03EC1	AT0CNT1	-	-	Always set to	Burst transfer stop enable flag		ATC0 trigger fa	actor setup flag		XVI-9
		AT0TRC7	AT0TRC6	AT0TRC5	AT0TRC4	AT0TRC3	AT0TRC2	AT0TRC1	AT0TRC0	
0x03EC2	AT0TRC	0	0	0	0	0	0	0	0	XVI-10
					ATC0 data tran	sfer count setup				
		AT0MAP0L7	AT0MAP0L6	AT0MAP0L5	AT0MAP0L4	AT0MAP0L3	AT0MAP0L2	AT0MAP0L1	AT0MAP0L0	
0x03EC3	AT0MAP0L	0	0	0	0	0	0	0	0	XVI-11
				F	ATC0 Memory Po	inter 0 Lower 8 B	iit			
		AT0MAP0M7	AT0MAP0M6	AT0MAP0M5	AT0MAP0M4	AT0MAP0M3	AT0MAP0M2	AT0MAP0M1	AT0MAP0M0	
0x03EC4	ATOMAPOM	0	0	0	0	0	0	0	0	XVI-11
			1		ATC0 Memory Po	inter 0 Middle 8 B				
		-	-	-	-	AT0MAP0H3	AT0MAP0H2	AT0MAP0H1	AT0MAP0H0	VO (1.44
0x03EC5	AT0MAP0H	-	-	-	-	0	0	0	0	XVI-11
		- ATOMA DAL 7	- ATOMA DAL O	- ATOMA DAL 5	- ATOMA DAL 4		ATCO Memory Po			
000500	ATOMA DAL	AT0MAP1L7	AT0MAP1L6	AT0MAP1L5	AT0MAP1L4	AT0MAP1L3	AT0MAP1L2	AT0MAP1L1	AT0MAP1L0	V) // 40
0x03EC6	AT0MAP1L	0	0	0	0	0	0	0	0	XVI-12
		AT0MAP1M7	AT0MAP1M6	AT0MAP1M5	ATOMAP1M4	inter 1 Lower 8 B AT0MAP1M3	AT0MAP1M2	AT0MAP1M1	AT0MAP1M0	
0x03EC7	AT0MAP1M	0	0	0	0	0	0	0	0	XVI-12
UNUSEO1	ATOMAI TW		Ů	_	_	inter 1 Middle 8 B		Ů	0	XVI-12
		_	<u> </u>	-	-	AT0MAP1H3	AT0MAP1H2	AT0MAP1H1	AT0MAP1H0	
0x03EC8	AT0MAP1H	-	-	-	-	0 0	0 0	0 0	0	XVI-12
OXOGEOG	7110101711 1111	_	-	_	_		ATC0 Memory Po			XVI 12
		FM0DE	AT1ACT	AT1MD3	AT1MD2	AT1MD1	AT1MD0	Reserved	AT1EN	
		0	0	0	0	0	0	0	0	
0x03ED0	AT1CNT0	Increment control flag for memory pointer 0	ATC1 software activation flag			ransfer mode		Always set to	ATC1 transfer enable flag	XVI-7
		AT1IRS	-	Reserved	BTSTP	AT1IR3	AT1IR2	AT1IR1	AT1IR0	
		0	-	0	0	0	0	0	0	
0x03ED1	AT1CNT1	Trigger factor selection flag	-	Always set to	Burst transfer stop enable flag			actor setup flag		XVI-8
	<u> </u>	AT1TRC7	AT1TRC6	AT1TRC5	AT1TRC4	AT1TRC3	AT1TRC2	AT1TRC1	AT1TRC0	
	AT1TRC	0	0	0	0	0	0	0	0	XVI-10
()x()3F112	,,,,,,,,		l	I		nsfer count setup	l	1	<u> </u>	201 10
0x03ED2						ootup				
0x03ED2		AT1MAP0L7	AT1MAP0L6	AT1MAP0L5		AT1MAP0L3	AT1MAP0L2	AT1MAP0L1	AT1MAP0L0	
0x03ED2	AT1MAP0L	AT1MAP0L7	AT1MAP0L6	AT1MAP0L5	AT1MAP0L4 0	AT1MAP0L3	AT1MAP0L2	AT1MAP0L1	AT1MAP0L0 0	XVI-11

Address	Register				=0	ymbol				_
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
		AT1MAP0M7	AT1MAP0M6	AT1MAP0M5	AT1MAP0M4	AT1MAP0M3	AT1MAP0M2	AT1MAP0M1	AT1MAP0M0	
0x03ED4	AT1MAP0M	0	0	0	0	0	0	0	0	XVI-11
				A	TC1 Memory Po					
		-	-	-	-	AT1MAP0H3	AT1MAP0H2	AT1MAP0H1	AT1MAP0H0	
0x03ED5	AT1MAP0H	-	-	-	-	0	0	0	0	XVI-11
		- ATAMADAL 7	- ATAMA DAL 0	- AT4MAD415	-		ATC1 Memory Po			
0x03ED6	AT1MAP1L	AT1MAP1L7 0	AT1MAP1L6 0	AT1MAP1L5 0	AT1MAP1L4 0	AT1MAP1L3 0	AT1MAP1L2 0	AT1MAP1L1 0	AT1MAP1L0 0	XVI-12
UNUSEDO	ALIWAFIL	0	0		ATC1 Memory Poi	_		0	0	XVI-12
		AT1MAP1M7	AT1MAP1M6	AT1MAP1M5	AT1MAP1M4	AT1MAP1M3	AT1MAP1M2	AT1MAP1M1	AT1MAP1M0	
0x03ED7	AT1MAP1M	0	0	0	0	0	0	0	0	XVI-12
				,	ATC1 Memory Po	inter 1 Middle 8 B	it			
		-	-	-	-	AT1MAP1H3	AT1MAP1H2	AT1MAP1H1	AT1MAP1H0	
0x03ED8	AT1MAP1H	-	-	-	-	0	0	0	0	XVI-12
		-	-	-	-	,	ATC1 Memory Po	inter 1 Upper 4E	Bit	
		-	-	-	P0OMD4	P0OMD3	P0OMD2	P0OMD1	P0OMD0	
		-	ī	-	0	0	0	0	0	
0x03EE0	POOMD	-	-	-	P03 special function selection	I/O port TM0IOB/ TM2IOB/ RMOUTB selection	I/O port TM9IOB selection	I/O port TM8IOB selection	I/O port TM7IOB selection	IV-11
		-	P1OMD6	P1OMD5	P1OMD4	P1OMD3	P1OMD2	P1OMD1	P1OMD0	
		-	0	0	0	0	0	0	0	
0x03EE1	P1OMD	-	I/O port timer/ buzzer output selection	I/O port timer/ buzzer output selection	I/O port TM4IOC selection	I/O port TM3IOC selection	I/O port TM1IOC selection	I/O port TM2IOC selection	I/O port TM0IOC/ RMOUTC selection	IV-27
		-	-	-	BUZSEL4	BUZSEL3	BUZSEL2	BUZSEL1	-	
		-	-	-	0	0	0	0	-	
0x03EE2	BUZSEL	-	-	-	Buzzer (Reverse) output selection	Buzzer output selection	Buzzer (Reverse) output selection *Control with P1OMD6	Buzzer output selection *Control with P1OMD5	-	IV-29
		P0LED7	P0LED6	P0LED5	P0LED4	P0LED3	P0LED2	P0LED1	P0LED0	
		0	0	0	0	0	0	0	0	
0x03EE3	P0LED	LED7 (Large current output) selection	LED6 (Large current output) selection	LED5 (Large current output) selection	LED4 (Large current output) selection	LED3 (Large current output) selection	LED2 (Large current output) selection	LED1 (Large current output) selection	LED0 (Large current output) selection	IV-13
		-	i	-	P6OMD4	P6OMD3	P6OMD2	-	-	
0x03EE4	P6OMD	-	-	-	0	0	0	-	-	IV-94
0.00221	. 002	-	-	-	I/O port, TM4IOB selection	I/O port, TM3IOB selection	I/O port, TM1IOB selection	-	-	
\exists		-	•	P8OMD15	P8OMD14	P8OMD13	P8OMD12	P8OMD11	P8OMD10	
0x03EE5	P8OMD1	-	-	0	0	0	0	0	0	IV-124
		•	•	I/O port, timer output selection	I/O port, timer output selection	I/O port, timer output selection	I/O port, timer output selection	I/O port, timer output selection	I/O port, timer output selection	
		PAOMD7	PAOMD6	PAOMD5	PAOMD4	PAOMD3	PAOMD2	PAOMD1	PAOMD0	<u> </u>
0.6===:	B/ 21/-	0	0	0	0	0	0	0	0	1) / 4 4=
0x03EE6	PAOMD	I/O port, TM9IOA selection	I/O port, TM8IOA selection	I/O port, TM7IOA selection	I/O port, TM4IOA selection	I/O port, TM3IOA selection	I/O port, TM2IOA selection	I/O port, TM1IOA selection	I/O port, TM1IOA/ RMOUTA selection	IV-147
		-	-	-	Reserved	-	-	-	-	
0x03EE7	P9OMD	-	-	-	0	-	-	-	-	IV-139
		-	-	-	Always set to "0"	-	-	-	-	
		PAIMD7	PAIMD6	PAIMD5	PAIMD4	PAIMD3	PAIMD2	PAIMD1	PAIMD0	
		0	0	0	0	0	0	0	0	
0x03EE8	PAIMD	I/O port, AN7 analog input selection	I/O port, AN6 analog input selection	I/O port, AN5 analog input selection	I/O port, AN4 analog input selection	I/O port, AN3 analog input selection	I/O port, AN2 analog input selection	I/O port, AN1 analog input selection	I/O port, AN0 analog input selection	IV-148

Address	Register				Bit S	ymbol				Page
Addiess	register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	rage
		PBIMD7	PBIMD6	PBIMD5	PBIMD4	PBIMD3	PBIMD2	BAIMD1	PBIMD0	
		0	0	0	0	0	0	0	0	
0x03EE9	PBIMD	I/O port,	I/O port,	I/O port,	I/O port,	I/O port,	I/O port,	I/O port,	I/O port,	IV-162
		AN15 analog input	AN14 analog input	AN13 analog input	AN12 analog input	AN11 analog input	AN10 analog input	AN9 analog input	AN8 analog input	
		selection	selection	selection	selection	selection	selection	selection	selection	
		SCHMIT17	SCHMIT16	SCHMIT15	SCHMIT14	SCHMIT13	SCHMIT12	SCHMIT11	SCHMIT10	
0x03EEA	SCHMIT1	0	0	0	0	0	0	0	0	IV-14
		Port 7 Schmit	Port 6 Schmit	Port 5 Schmit	Port 4 Schmit	Port 3 Schmit	Port 2 Schmit	Port 1 Schmit	Port 0 Schmit	
		switching NF0SCK2	switching NF0SCK1	switching NF0SCK0	switching NF0EN1	switching Reserved	switching Reserved	switching Reserved	switching Reserved	
		0	0	0	0	0	0	0	0	
0x03EEB	NF0CTR		-	-	Noize filter			-		III-56
		IRQ0 no	pize sampling free	luencys	ON/OFF control		Always	set to "0"		
		NF1SCK2	NF1SCK1	NF1SCK0	NF1EN1	Reserved	Reserved	Reserved	Reserved	
0x03EEC	NF1CTR	0	0	0	0	0	0	0	0	III-56
		IRQ1 n	oize sampling fre	quency	Noize filter ON/OFF control		Always	set to "0"		
		NF2SCK2	NF2SCK1	NF2SCK0	NF2EN1	Reserved	Reserved	Reserved	Reserved	
		0	0	0	0	0	0	0	0	
0x03EED	NF2CTR	-	U	U	Noize filter	Ů	Ü	0		III-56
		IRQ2 n	oize sampling fre	quency	ON/OFF control		Always	set to "0"		
		NF3SCK2	NF3SCK1	NF3SCK0	NF3EN1	Reserved	Reserved	Reserved	Reserved	
		0	0	0	0	0	0	0	0	=
0x03EEE	NF3CTR	IRQ3 n	oize sampling fre	quency	Noize filter ON/OFF control		Always	set to "0"		III-56
		NF4SCK2	NF4SCK1	NF4SCK0	NF4EN1	Reserved	Reserved	Reserved	Reserved	
		0	0	0	0	0	0	0	0	= 0
0x03EEF	NF4CTR		-	-	Noize filter	Ů		-		III-56
		IRQ4 n	oize sampling fre	quency	ON/OFF control		Always	set to "0"		
		-	P0ODC6	-	P0ODC4	-	P0ODC2	P0ODC1	-	
0x03EF0	P0ODC	-	0	-	0	-	0	0	-	IV-12
		-	Nch open-drain output selection	-	Nch open-drain output selection	-	Nch open-drain output selection	Nch open-drain output selection	-	
		-	-	-	P3ODC4	P3ODC3	P3ODC2	-	P3ODC0	
0x03EF1	P3ODC	-	-	-	0	0	0	-	0	IV-53
OXOSEI I	1 3000	-	i	-	Nch open-drain	Nch open-drain	Nch open-drain		Nch open-drain	17 00
					output selection	output selection	output selection		output selection	
		P4ODC7	P4ODC6	P4ODC5	-	P4ODC3	P4ODC2	-	P4ODC0	
0x03EF2	P4ODC	0 Nch open-drain	O Nah anan duain	O Nah anan duain	-	O Nah anan duain	O Nah anan duain	-	0	IV-67
		output selection	Nch open-drain output selection	Nch open-drain output selection	-	Nch open-drain output selection	Nch open-drain output selection	-	Nch open-drain output selection	
		-	-	-	-	-	P5ODC2	-	P5ODC0	
0x03EF3	P5ODC	-	-	-	-	-	0	-	0	IV-81
SAUGET 0	1 0000	_	-	-	_	-	Nch open-drain	_	Nch open-drain	1 V - O I
							output selection		output selection	
		P6ODC7	P6ODC6	-	-	-	-	-	-	
0x03EF4	P6ODC	O Naharana darin	O Nata annual durin	-	-	-	-	-	-	IV-94
		Nch open-drain output selection	Nch open-drain output selection	-	-	-	-	-	-	
		P7ODC7	-	P7ODC5	P7ODC4	P7ODC3	P7ODC2	-	P7ODC0	
		0	-	0	0	0	0	-	0	IV-109
UVUSEEE	PZODO			Nch open-drain		Nch open-drain	Nch open-drain		Nch open-drain	10-10
0x03EF5	P7ODC	Nch open-drain				output selection	output selection	_	output selection	
0x03EF5	P7ODC	Nch open-drain output selection	-	output selection	output selection	·				
0x03EF5	P7ODC	output selection	-	output selection PACNT5	PACNT4	PACNT3	PACNT2	PACNT1	PACNT0	
	P7ODC PACNT		-	output selection PACNT5 0	PACNT4	PACNT3	PACNT2 0	0	PACNT0 0	IV-149
		output selection		output selection PACNT5 0 PA5 real ti	PACNT4 0 ime control	PACNT3 0 PA2 real ti	PACNT2 0 me control	0 PA0 real t	PACNT0 0 ime control	IV-149
		output selection	-	output selection PACNT5 0 PA5 real ti (IRQ0	PACNT4 0 ime control event)	PACNT3 0 PA2 real ti	PACNT2 0 me control event)	0 PA0 real t (IRQ0	PACNT0 0 ime control 0 event)	IV-14
0x03EF6		output selection		output selection PACNT5 0 PA5 real ti	PACNT4 0 ime control	PACNT3 0 PA2 real ti (IRQ0)	PACNT2 0 me control	0 PA0 real t	PACNT0 0 ime control	
0x03EF6	PACNT	output selection P8SYO7	- - P8SYO6	output selection PACNT5 0 PA5 real ti (IRQ0 P8SYO5	PACNT4 0 ime control event) P8SYO4 0	PACNT3 0 PA2 real ti (IRQ0 P8SYO3	PACNT2 0 me control event) P8SYO2	0 PA0 real t (IRQ0 P8SYO1	PACNT0 0 ime control 0 event) P8SYO0	
0x03EF5 0x03EF6 0x03EF7	PACNT	output selection P8SYO7	- - P8SYO6	output selection PACNT5 0 PA5 real ti (IRQ0 P8SYO5	PACNT4 0 ime control event) P8SYO4 0	PACNT3 0 PA2 real ti (IRQ0 P8SYO3 0	PACNT2 0 me control event) P8SYO2	0 PA0 real t (IRQ0 P8SYO1	PACNT0 0 ime control 0 event) P8SYO0	IV-149
0x03EF6	PACNT	output selection	- - P8SYO6 0	output selection PACNT5 0 PA5 real ti (IRQ0 P8SYO5 0	PACNT4 0 ime control event) P8SYO4 0 Synchronous of	PACNT3 0 PA2 real ti (IRQ0 P8SYO3 0	PACNT2 0 me control event) P8SYO2 0	0 PA0 real t (IRQ0 P8SYO1 0	PACNTO 0 ime control 0 event) P8SYO0 0	

					Bit S	ymbol				
Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
		-	-	-	-	SCHMIT2B	SCHMIT2A	SCHMIT29	SCHMIT28	
0x03EFA	SCHMIT2	-	-	-	-	0 Port B Schmit	Port A Schmit	0 Port 9 Schmit	Pport 8 Schmit	IV-127
		P8CNT17	P8CNT16	P8CNT15	P8CNT14	level switching P8CNT13	level switching P8CNT12	level switching P8CNT11	level switching P8CNT10	
		0	0	0	0	0	0	0	0	
0x03EFB	P8CNT1	P83 real ti			me control	_	ime control	-	ime control	IV-125
		(IRQ0		(IRQ0			event)		event)	
		-	-	-	-	P8CNT23	P8CNT22	P8CNT21	P8CNT20	
0x03EFC	P8CNT2	-	-	-	-	0	0	0	0	IV-126
		-	-	-	-		ime control event)		ime control event)	
		Reserved	OSCSEL1	OSCSEL0	OSCDBL	STOP	HALT	OSC1	OSC0	
0x03F00	CPUM	0	0	0	0	0	0	0	0	II-45, II-51
		Always set to "0"	Division	on ratio	Internal system clock(fs)		Operation i	mode control		11-51
		IOW1	IOW0	IVBM	EXMEM	EXWH	IRWE	EXW1	EXW0	
		1	1	0	0	1	0	1	1	
0x03F01	MEMCTR	Wait cycles where special req		Base address specification for interrupt vector table	External memory expansion mode	External memory fixed wait cycle mode/ handshake mode switching	Software write setup for the interrupt request flag	Fixed wait	cycles setup	II-36
		-	-	Reserved	Reserved	Reserved	WDTS1	WDTS0	WDEN	
0x03F02	WDCTR	-	-	0	0	0	1	1	0	X-5
0,000, 02		-	-		Always set to "0"		Runaway dete	ct cycles setup	Watchdog Timer enable	
		BUZOE	BUZS2	BUZS1	BUZS0	DLYS1	DLYS0	-	-	
0x03F03	DLYCTR	0	0	0	0	0	0	-	-	II-60, X-6
		Output selection	Buzzer	output frequency	selection		abilization wait ction	-	-	
		Reserved	Reserved	WTHLD1	WTHLD0	Reserved	Reserved	RDHLD1	RDHLD0	
0x03F06	ACTMD	0 Always s	0 set to "0"		0 ecify hold time vrite	0 Always	0 set to "0"		0 pecify hold time read	XVII-4
		_	-	- at v	-	_	AUDIVU	AUMUL	AUMULU	
		-	-	-	-	-	0	0	0	
0x03F07	AUCTR	-	-	-	-	-	Unsigned division execution	Signed multiplication execution	Unsigned multiplication execution	II-70
		_	-	-	-	SBA3	SBA2	SBA1	SBA0	
0x03F0A	SBNKR	-	-	-	-	0	0	0	0	II-22
		-	-	-	-		Bank for source	address selection	i i	
		-	-	-	-	DBA3	DBA2	DBA1	DBA0	
0x03F0B	DBNKR	-	-	-	-	0	0	0	0	II-23
		-	-	-	-		ank for destination			
		P0OUT7	P0OUT6	P0OUT5	P0OUT4	P0OUT3	P0OUT2	P0OUT1	P0OUT0	N/ C
0x03F10	P0OUT	Х	Х	Х	X	X	Х	Х	Х	IV-9
		_	P1OUT6	P1OUT5	Outp P1OUT4	ut data P1OUT3	P1OUT2	P1OUT1	P1OUT0	
0x03F11	P1OUT	-	P10016 X	X X	P10014 X	X X	P10012 X	P10011 X	X X	IV-25
UAUSFII	F 1001	-	^	_ ^	^	Output data	^	^	_ ^	1 V-ZJ
		P2OUT7	-	-	P2OUT4	P2OUT3	P2OUT2	P2OUT1	P2OUT0	
0x03F12	P2OUT	1	-	-	X	X	X	X	X	IV-39
		Output data	-	-		<u>I</u>	Output data	1	L	
		-	P3OUT6	P3OUT5	P3OUT4	P3OUT3	P3OUT2	P3OUT1	P3OUT0	
	P3OUT	-	Х	Х	Х	Х	Х	Х	Х	IV-51
0x03F13		-				Output data				
0x03F13			P4OUT6	P4OUT5	P4OUT4	P4OUT3	P4OUT2	P4OUT1	P4OUT0	
	_	P4OUT7			X	X	X	X	X	IV-65
0x03F13 0x03F14	P4OUT	P4OUT7 X	Х	Х		ut data		I	<u> </u>	
	P4OUT			X P5OUT5		ut data P5OUT3	P5OUT2	P5OUT1	P5OUT0	
	P4OUT P5OUT	Х	Х	ı	Outp		P5OUT2	P5OUT1	P5OUT0	IV-79
0x03F14		X P5OUT7	X P5OUT6	P5OUT5	Outp P5OUT4 X	P5OUT3				IV-79
0x03F14		X P5OUT7	X P5OUT6	P5OUT5	Outp P5OUT4 X	P5OUT3 X ut data P6OUT3				IV-79
0x03F14		X P5OUT7 X	X P5OUT6 X	P5OUT5 X	Outp P5OUT4 X Outp	P5OUT3 X ut data	Х	Х	Х	IV-79 IV-92

0x03F17 P7 0x03F18 P8 0x03F19 P9 0x03F1A PA 0x03F1B PB 0x03F1D EX 0x03F1E ED	PROUT	Bit 7 P7OUT7 X P8OUT7 X P8OUT7 X PAOUT7 X PBOUT7 X PBOUT7 X EXADV3 0 "A19 to 16" address output enable during memory expansion mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection	Bit 6 P7OUT6 X P8OUT6 X P9OUT6 X PAOUT6 X PAOUT6 X PAOUT6 X PAOUT6 X PBOUT6 X	Bit 5 P7OUT5 X P8OUT5 X P9OUT5 X PAOUT5 X PAOUT5 X PAOUT5 X PAOUT5 X PBOUT5 X PBOUT5 X PBOUT5 A IA11 to 8" address output enable during memory expansion mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup EXLVL4	P8OUT4 X Outp P9OUT4 X PAOUT4 X Outp PBOUT4 X Outp	Bit 3 P7OUT3 X ut data P8OUT3 X ut data P9OUT3 X Output data PAOUT3 X ut data PAOUT3	Bit 2 P7OUT2 X P8OUT2 X P9OUT2 X PAOUT2 X PAOUT2 X PAOUT2 X PBOUT2 A PBOU	Bit 1 P7OUT1 X P8OUT1 X P9OUT1 X PAOUT1 X PAOUT1 X	Bit 0 P7OUT0 X P8OUT0 X P8OUT0 X P9OUT0 X PAOUT0 X PAOUT0 X PBOUT0 C C C C C C C C C C C C C	IV-107 IV-122 IV-137 IV-145 IV-160
0x03F18 P8 0x03F19 P9 0x03F1A PA 0x03F1B PB 0x03F1D EX 0x03F1E ED	P8OUT P9OUT PAOUT PBOUT EXADV	PROUT7 X PROUT7 X PAOUT7 X PROUT7 X EXADV3 0 "A19 to 16" address output enable during memory expansion mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection -	PROUT6 X PAOUT6 X PAOUT6 X PAOUT6 X PBOUT6 X EXADV2 0 "A15 to 12" address output enable during memory expansion mode	PROUTS X PAOUTS X PAOUTS X PAOUTS X PBOUT5 X EXADV1 0 "A11 to 8" address output enable during memory expansion mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup	X Outp P8OUT4 X Outp P9OUT4 X PAOUT4 X Outp PBOUT4 X Outp	X ut data P80UT3 X ut data P90UT3 X Output data PAOUT3 X ut data PAOUT3	PBOUT2 X PAOUT2 X PAOUT2 X PAOUT2 X PBOUT2 X PBOUT2 O IRQ2	PBOUT1 X PAOUT1 X PAOUT1 X PBOUT1 X	P8OUT0 X P9OUT0 X PAOUT0 X PAOUT0 X PBOUT0 EDGSEL0 0	IV-122 IV-137 IV-145 IV-160
0x03F18 P8 0x03F19 P9 0x03F1A PA 0x03F1B PB 0x03F1D EX 0x03F1E ED	P8OUT P9OUT PAOUT PBOUT EXADV	PROUT7 X PAOUT7 X PROUT7 X PROUT7 X EXADV3 0 "A19 to 16" address output enable during memory expansion mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection -	P8OUT6 X P9OUT6 X PAOUT6 X PBOUT6 X EXADV2 0 "A15 to 12" address output enable during memory expansion mode	P8OUT5 X P9OUT5 X PAOUT5 X PBOUT5 X PBOUT5 X EXADV1 0 "A11 to 8" address output enable during memory expansion mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup	PAOUT4 X Outp P9OUT4 X PAOUT4 X Outp PBOUT4 X Outp	ut data P80UT3 X ut data P90UT3 X Output data PAOUT3 X ut data PAOUT3 X ut data PBOUT3	P8OUT2 X P9OUT2 X PAOUT2 X PBOUT2 X PBOUT2 A EDGSEL1 0 IRQ2	P8OUT1 X P9OUT1 X PAOUT1 X PBOUT1 X	P8OUT0 X P9OUT0 X PAOUT0 X PBOUT0 X EDGSEL0 0	IV-122 IV-137 IV-145 IV-160
0x03F19 P9 0x03F1A PA 0x03F1B PB 0x03F1D EX 0x03F1E ED 0x03F1F LV	PAOUT PAOUT PAOUT EXADV	PAOUT7 X PBOUT7 X EXADV3 0 "A19 to 16" address output enable during memory expansion mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection -	PAOUT6 X PAOUT6 X PBOUT6 X EXADV2 0 "A15 to 12" address output enable during memory expansion mode	PAOUT5 X PAOUT5 X PBOUT5 X PBOUT5 X EXADV1 0 "A11 to 8" address output enable during memory expansion mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup	P8OUT4 X Outp P9OUT4 X PAOUT4 X Outp PBOUT4 X Outp	P8OUT3 X ut data P9OUT3 X Output data PAOUT3 X ut data PBOUT3 X ut data	PBOUT2 X PAOUT2 X PBOUT2 X EDGSEL1 0 IRQ2	X P9OUT1 X PAOUT1 X PBOUT1 X -	PPOUTO X PAOUTO X PBOUTO X EDGSEL0 0	IV-137 IV-145 IV-160 II-38
0x03F19 P9 0x03F1A PA 0x03F1B PB 0x03F1D EX 0x03F1E ED 0x03F1F LV	PAOUT PAOUT PAOUT EXADV	PAOUT7 X PBOUT7 X EXADV3 0 "A19 to 16" address output enable during memory expansion mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection -	PAOUT6 X PAOUT6 X PBOUT6 X EXADV2 0 "A15 to 12" address output enable during memory expansion mode	PAOUT5 X PAOUT5 X PBOUT5 X PBOUT5 X EXADV1 0 "A11 to 8" address output enable during memory expansion mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup	X Outp P9OUT4 X PAOUT4 X Outp PBOUT4 X Outp	X ut data P9OUT3 X Output data PAOUT3 X ut data PBOUT3 X ut data	PBOUT2 X PAOUT2 X PBOUT2 X EDGSEL1 0 IRQ2	X P9OUT1 X PAOUT1 X PBOUT1 X -	PPOUTO X PAOUTO X PBOUTO X EDGSEL0 0	IV-137 IV-145 IV-160 II-38
0x03F19 P9 0x03F1A PA 0x03F1B PB 0x03F1D EX 0x03F1E ED 0x03F1F LV	PAOUT PAOUT PAOUT EXADV	PAOUT7 X PBOUT7 X EXADV3 0 "A19 to 16" address output enable during memory expansion mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection	P9OUT6 X PAOUT6 X PBOUT6 X EXADV2 0 "A15 to 12" address output enable during memory expansion mode	PAOUT5 X PAOUT5 X PBOUT5 X EXADV1 0 "A11 to 8" address output enable during memory expansion mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup	PAOUT4 X PAOUT4 X Outp PBOUT4 X Outp	ut data P9OUT3 X Output data PAOUT3 X ut data PBOUT3 X ut data	P9OUT2 X PAOUT2 X PBOUT2 X EDGSEL1 0 IRQ2	P9OUT1 X PAOUT1 X PBOUT1 X -	P9OUT0 X PAOUT0 X PBOUT0 X EDGSEL0 0	IV-137 IV-145 IV-160 II-38
0x03F1A PA 0x03F1B PB 0x03F1D EX 0x03F1E ED 0x03F1F LV	PAOUT PBOUT EXADV	PAOUT7 X PBOUT7 X EXADV3 0 "A19 to 16" address output enable during memory expansion mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection	X PAOUT6 X PBOUT6 X EXADV2 0 "A15 to 12" address output enable during memory expansion mode	X PAOUT5 X PBOUT5 X EXADV1 0 "A11 to 8" address output enable during memory expansion mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup	P9OUT4 X PAOUT4 X Outp PBOUT4 X Outp	P9OUT3 X Output data PAOUT3 X ut data PBOUT3 X ut data	PAOUT2 X PBOUT2 X EDGSEL1 0 IRQ2	X PAOUT1 X PBOUT1 X	PAOUTO X PBOUTO X EDGSEL0 0	IV-145 IV-160 II-38
0x03F1A PA 0x03F1B PB 0x03F1D EX 0x03F1E ED 0x03F1F LV	PAOUT PBOUT EXADV	PAOUT7 X PBOUT7 X EXADV3 0 "A19 to 16" address output enable during memory expansion mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection	X PAOUT6 X PBOUT6 X EXADV2 0 "A15 to 12" address output enable during memory expansion mode	X PAOUT5 X PBOUT5 X EXADV1 0 "A11 to 8" address output enable during memory expansion mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup	X PAOUT4 X Outp PBOUT4 X Outp - - -	X Output data PAOUT3 X ut data PBOUT3 X ut data	PAOUT2 X PBOUT2 X EDGSEL1 0 IRQ2	X PAOUT1 X PBOUT1 X	PAOUTO X PBOUTO X EDGSEL0 0	IV-145 IV-160 II-38
0x03F1B PB 0x03F1D EX 0x03F1E ED 0x03F1F LV	PBOUT	PAOUT7 X PBOUT7 X EXADV3 0 "A19 to 16" address output enable during memory expansion mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection	X PBOUT6 X EXADV2 0 "A15 to 12" address output enable during memory expansion mode	X PBOUT5 X EXADV1 0 "A11 to 8" address output enable during memory expansion mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup	X Outp PBOUT4 X Outp	PAOUT3 X ut data PBOUT3 X ut data	PBOUT2 X EDGSEL1 0 IRQ2	X PBOUT1 X	X PBOUTO X EDGSEL0 0	IV-160
0x03F1B PB 0x03F1D EX 0x03F1E ED 0x03F1F LV	PBOUT	X PBOUT7 X EXADV3 0 "A19 to 16" address output enable during memory expansion mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection	X PBOUT6 X EXADV2 0 "A15 to 12" address output enable during memory expansion mode	X PBOUT5 X EXADV1 0 "A11 to 8" address output enable during memory expansion mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup	X Outp PBOUT4 X Outp	X ut data PBOUT3 X ut data EDGSEL2 0 IRQ3 both edge	PBOUT2 X EDGSEL1 0 IRQ2	X PBOUT1 X	X PBOUTO X EDGSEL0 0	IV-160
0x03F1B PB 0x03F1D EX 0x03F1E ED 0x03F1F LV	PBOUT	PBOUT7 X EXADV3 0 "A19 to 16" address output enable during memory expansion mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection	PBOUT6 X EXADV2 0 "A15 to 12" address output enable during memory expansion mode	PBOUT5 X EXADV1 0 "A11 to 8" address output enable during memory expansion mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup	Outp PBOUT4 X Outp	ut data PBOUT3 X ut data EDGSEL2 0 IRQ3 both edge	PBOUT2 X EDGSEL1 0 IRQ2	PBOUT1 X	PBOUTO X EDGSEL0 0	IV-160
0x03F1D EX 0x03F1E ED 0x03F1F LV	EXADV EDGDT	X EXADV3 0 "A19 to 16" address output enable during memory expansion mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection	X EXADV2 0 "A15 to 12" address output enable during memory expansion mode	X EXADV1 0 "A11 to 8" address output enable during memory expansion mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup	PBOUT4 X Outp	PBOUT3 X ut data EDGSEL2 0 IRQ3 both edge	X EDGSEL1 0 IRQ2		EDGSEL0 0	II-38
0x03F1D EX 0x03F1E ED 0x03F1F LV	EXADV EDGDT	X EXADV3 0 "A19 to 16" address output enable during memory expansion mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection	X EXADV2 0 "A15 to 12" address output enable during memory expansion mode	X EXADV1 0 "A11 to 8" address output enable during memory expansion mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup	X Outp	X ut data EDGSEL2 0 IRQ3 both edge	X EDGSEL1 0 IRQ2		EDGSEL0 0	II-38
0x03F1D EX 0x03F1E ED 0x03F1F LV	EXADV EDGDT	EXADV3 0 "A19 to 16" address output enable during memory expansion mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection	EXADV2 0 "A15 to 12" address output enable during memory expansion mode	EXADV1 0 "A11 to 8" address output enable during memory expansion mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup	Outp	ut data EDGSEL2 0 IRQ3 both edge	EDGSEL1 0 IRQ2	- -		II-38
0x03F1E ED	EDGDT	0 "A19 to 16" address output enable during memory expansion mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection	0 "A15 to 12" address output enable during memory expansion mode	0 "A11 to 8" address output enable during memory expansion mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup		EDGSEL2 O IRQ3 both edge	EDGSEL1 0 IRQ2	-	- EDGSEL0	
0x03F1E ED	EDGDT	"A19 to 16" address output enable during memory expansion mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection	"A15 to 12" address output enable during memory expansion mode	"A11 to 8" address output enable during memory expansion mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup	- - -	EDGSEL2 0 IRQ3 both edge	EDGSEL1 0 IRQ2	-	EDGSEL0	
0x03F1E ED	EDGDT	address output enable during memory expansion mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection	address output enable during memory expansion mode	address output enable during memory expansion mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup	-	0 IRQ3 both edge	0 IRQ2		0	
0x03F1E ED	EDGDT	enable during memory expansion mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection	enable during memory expansion mode - - -	enable during memory expansion mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup	-	0 IRQ3 both edge	0 IRQ2		0	
0x03F1F LV		expansion mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection	expansion mode - - - -	expansion mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup	-	0 IRQ3 both edge	0 IRQ2		0	III 50
0x03F1F LV		mode. EDGSEL7 0 IRQ5 Key interrupt both edges operation selection	mode	mode. EDGSEL3 0 IRQ4 both edge interrupt operation setup	-	0 IRQ3 both edge	0 IRQ2		0	III E0
0x03F1F LV		IRQ5 Key interrupt both edges operation selection	-	0 IRQ4 both edge interrupt operation setup	-	0 IRQ3 both edge	0 IRQ2		0	ווו בס
0x03F1F LV		IRQ5 Key interrupt both edges operation selection	-	IRQ4 both edge interrupt operation setup	-	IRQ3 both edge	IRQ2	-	1	JII 50
0x03F1F LV		interrupt both edges operation selection		both edge interrupt operation setup	-	both edge			Evternal	
	-	selection -		operation setup	<u>-</u>	interrupt			External	III-58
	LVLMD	-					interrupt operation setup	-	interrupt 5 enable selection	
	LVLMD	-			LVLEN4	EXLVL43	LVLEN3	EXLVL2	LVLEN2	
	LVLMD		-	0	0	0	0	0	0	
	LVLIVID			External	External	External	External	External	External	III-60
0x03F20 P		_	_	interrupt 4 enable	interrupt 4	interrupt 3 enable	interrupt 3	interrupt 2 enable	interrupt 2	111-00
0x03F20 P				input level	enable input setup	input level	enable input setup	input level	enable input setup	
0x03F20 P		P0IN7	P0IN6	setup P0IN5	P0IN4	setup P0IN3	P0IN2	setup P0IN1	POINO	
	POIN	X	X	X	X	X	X	X	X	IV-10
					Inpu	t data				
		-	P1IN	P1IN5	P1IN4	P1IN3	P1IN2	P1IN1	P1IN0	
0x03F21 P	P1IN	-	Х	Х	Х	X	Х	Х	Х	IV-26
		-				Input data	T			
0x03F22 P.	P2IN	-	-	-	P2IN4 X	P2IN3 X	P2IN2 X	P2IN1 X	P2IN0 X	IV-40
UXU3F22 F.	FZIIN	-	<u> </u>	-	^	^	Input data	^		17-40
		-	P3IN6	P3IN5	P3IN4	P3IN3	P3IN2	P3IN1	P3IN0	
0x03F23 P	P3IN	-	Х	X	X	X	X	Х	X	IV-52
		-				Input data				
		P4IN7	P4IN6	P4IN5	P4IN4	P4IN3	P4IN2	P4IN1	P4IN0	
0x03F24 P	P4IN	Х	Х	Х	X	X	Х	Х	Х	IV-65
		P5IN7	P5IN6	P5IN5	Port 4 i	nput data P5IN3	P5IN2	P5IN1	P5IN0	
0x03F25 P	P5IN	X X	X	X	X X	X	X	X	X	IV-80
0.00120	1 0111	^		^		nput data	Λ			11 00
		P6IN7	P6IN6	P6IN5	P6IN4	P6IN3	P6IN2	P6IN1	P6IN0	
0x03F26 P	P6IN	Х	Х	Х	Х	X	Х	Х	Х	IV-93
						nput data				
		P7IN7	P7IN6	P7IN5	P7IN4	P7IN3	P7IN2	P7IN1	P7IN0	n
0x03F27 P	P7IN	Х	Х	Х	X Port 7 i	X	Х	Х	Х	IV-107
		P8IN7	P8IN6	P8IN5	P8IN4	nput data P8IN3	P8IN2	P8IN1	P8IN0	
0x03F28 P	P8IN	X X	X	X	X Y X	X	Y X	X	X	IV-123
		,,				nput data	^`		<u> </u>	120
		-	P9IN6	P9IN5	P9IN4	P9IN3	P9IN2	P9IN1	P9IN0	
0x03F29 P	P9IN	-	Х	Х	Х	Х	Х	Х	Х	IV-138

					Bit S	ymbol				
Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
		PAIN7	PAIN6	PAIN5	PAIN4	PAIN3	PAIN2	PAIN1	PAIN0	
0x03F2A	PAIN	Х	Х	Х	Х	Х	Х	Х	Х	IV-146
				I.	Port A i	nput data		I.		
		PBIN7	PBIN6	PBIN5	PBIN4	PBIN3	PBIN2	PBIN1	PBIN0	
0x03F2B	PBIN	Х	Х	Х	Х	Х	Х	Х	Х	IV-160
					Port B i	nput data				
		P21IM	-	-	-	P20IM	-	-	-	
0x03F2E	ACZCTR	0	-	-	-	0	-	-	-	III-57
		IRQ1 ACZ input enable	-	-	-	IRQ0 ACZ input enable	-	-	-	
		-		XSEL	-	-	ROMHND	Reserved	Reserved	
		-	-	0	-	-	0	0	0	
0x03F2F	XSEL	-	-	Port/Slow oscillation selection	-	-	Built-in ROM area access selection	Always	set to "0"	II-54
		P0DIR7	P0DIR6	P0DIR5	P0DIR4	P0DIR3	P0DIR2	P0DIR1	P0DIR0	
0x03F30	P0DIR	0	0	0	0	0	0	0	0	IV-10
		,			Port 0 input/outp	ut direction contro	ol		•	
		-	P1DIR6	P1DIR5	P1DIR4	P1DIR3	P1DIR2	P1DIR1	P1DIR0	
0x03F31	P1DIR	-	0	0	0	0	0	0	0	IV-26
		-			Port 1 i	nput/output direction	on control			
		-	-	-	P2DIR4	P2DIR3	P2DIR2	P2DIR1	P2DIR0	
0x03F32	P2DIR	-	-	-	0	0	0	0	0	IV-40
		-	-	-			put/output directi		_	
		-	P3DIR6	P3DIR5	P3DIR4	P3DIR3	P3DIR2	P3DIR1	P3DIR0	
0x03F33	P3DIR	-	0	0	0	0	0	0	0	IV-52
		-				nput/output direction				
0.00504	0.4010	P4DIR7	P4DIR6	P4DIR5	P4DIR4	P4DIR3	P4DIR2	P4DIR1	P4DIR0	11/00
0x03F34	P4DIR	0	0	0	0	0	0	0	0	IV-66
		DEDID7	DEDIDO			ut direction contro		DEDIDA	DEDIDO	
0x03F35	P5DIR	P5DIR7	P5DIR6	P5DIR5	P5DIR4	P5DIR3	P5DIR2 0	P5DIR1	P5DIR0 0	IV-80
UXUSFSS	PODIK	0	0	-		out direction contro		0	U	17-00
		P6DIR7	P6DIR6	P6DIR5	P6DIR4	P6DIR3	P6DIR2	P6DIR1	P6DIR0	
0x03F36	P6DIR	0	0	0	0	0	0	0	0	IV-93
					Port 6 input/outr	out direction contro				00
		P7DIR7	P7DIR6	P7DIR5	P7DIR4	P7DIR3	P7DIR2	P7DIR1	P7DIR0	
0x03F37	P7DIR	0	0	0	0	0	0	0	0	IV-108
					Port 7 input/outp	out direction contro	ol .		ı	
		P8DIR7	P8DIR6	P8DIR5	P8DIR4	P8DIR3	P8DIR2	P8DIR1	P8DIR0	
0x03F38	P8DIR	0	0	0	0	0	0	0	0	IV-123
				I.	Port 8 input/outp	out direction contro	ol	I.	,	
		-	P9DIR6	P9DIR5	P9DIR4	P9DIR3	P9DIR2	P9DIR1	P9DIR0	
0x03F39	P9DIR	-	0	0	0	0	0	0	0	IV-138
		-			Port 9 i	nput/output directi				
		PADIR7	PADIR6	PADIR5	PADIR4	PADIR3	PADIR2	PADIR1	PADIR0	
0x03F3A	PADIR	0	0	0	0	0	0	0	0	IV-146
						out direction contro				
		PBDIR7	PBDIR6	PBDIR5	PBDIR4	PBDIR3	PBDIR2	PBDIR1	PBDIR0	
0x03F3B	PBDIR	0	0	0	0	0	0	0	0	IV-161
						ut direction contro				
		-	-	-	P24EN	P23EN	P22EN	P21EN	P20EN	
0x03F3D	IRQCNT	-	-	-	0	0	0	0	0	III-55
		- KEYT3SEL	-	-			ernal interrupt en KEYT3 1EN2	KEYT3_1EN1	KENTS 4ENO	
		0 KEYT3SEL	-	-	-	KEYT3_1EN3 0	0 KEY13_1EN2	0 KEY13_1EN1	KEYT3_1EN0 0	
		U	-		-	KEY3 interrupt	KEY2 interrupt	KEY1 interrupt	KEY0 interrupt	III-61
0x03F3E	KEYT3_1IMD	Interrupt source selection	-	-	_					
0x03F3E	KEYT3_1IMD	selection	-			selection	selection	selection	selection	
0x03F3E	KEYT3_1IMD	selection -	- - -	-	-	selection KEYT3_2EN3	selection KEYT3_2EN2	selection KEYT3_2EN1	selection KEYT3_2EN0	
0x03F3E 0x03F3F	KEYT3_1IMD KEYT3_2IMD	selection	- - -			selection	selection	selection	selection	III-62

Address	Register	Bit Symbol												
Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page				
		P0PLUD7	P0PLUD6	P0PLUD5	P0PLUD4	P0PLUD3	P0PLUD2	P0PLUD1	P0PLUD0					
0x03F40	P0PLUD	0	0	0	0	0	0	0	0	IV-10				
		-	P1PLUD6	P1PLUD5	P1PLUD4	own resistor sele P1PLUD3	P1PLUD2	P1PLUD1	P1PLUD0					
0x03F41	P1PLUD	-	0	0	0	0	0	0	0	IV-26				
		-			_	up/pull-down resis			<u>-</u>	0				
		-	-	-	P2PLUD4	P2PLUD3	P2PLUD2	P2PLUD1	P2PLUD0					
0x03F42	P2PLUD	-	-	-	0	0	0	0	0	IV-40				
		-	-	-		Port 2 pull-	up/pull-down resis	stor selection						
		-	P3PLUD6	P3PLUD5	P3PLUD4	P3PLUD3	P3PLUD2	P3PLUD1	P3PLUD0					
0x03F43	P3PLUD	-	0	0	0	0	0	0	0	IV-52				
		-				up/pull-down resi								
		P4PLUD7	P4PLUD6	P4PLUD5	P4PLUD4	P4PLUD3	P4PLUD2	P4PLUD1	P4PLUD0	11 / 00				
0x03F44	P4PLUD	0	0	0	0	0	0	0	0	IV-66				
		DEDITION	DEBLUBO			own resistor selec		DEDITIO!	DEBLUBO					
0,,02545	DEDLUD	P5PLUD7 0	P5PLUD6	P5PLUD5	P5PLUD4 0	P5PLUD3 0	P5PLUD2	P5PLUD1	P5PLUD0	IV-80				
0x03F45	P5PLUD	U	0	0	_	The state of the s	0	0	0	17-80				
		P6PLUD7	P6PLUD6	P6PLUD5	rt 5 pull-up/pull-d P6PLUD4	own resistor selection P6PLUD3	P6PLUD2	P6PLUD1	P6PLUD0					
0x03F46	P6PLUD	P6PLUD7 0	0	P6PLUD5 0	P6PLUD4 0	P6PLUD3 0	P6PLUD2 0	P6PLUD1 0	0	IV-93				
0.0001.40	FOFLOD	0	U		_	own resistor selec		U		14-93				
		P7PLUD7	P7PLUD6	P7PLUD5	P7PLUD4	P7PLUD3	P7PLUD2	P7PLUD1	P7PLUD0					
0x03F47	P7PLUD	0	0	0	0	0	0	0	0	IV-109				
0,000	FFEOD				_	own resistor selec		, ,		10 100				
		P8PLU7	P8PLU6	P8PLU5	P8PLU4	P8PLU3	P8PLU2	P8PLU1	P8PLU0					
0x03F48	P8PLU	0	0	0	0	0	0	0	0	IV-123				
					Port 8 pull-up i	resistor selection	J	l .						
		-	P9PLU6	P9PLU5	P9PLU4	P9PLU3	P9PLU2	P9PLU1	P9PLU0					
0x03F49	P9PLU	-	0	0	0	0	0	0	0	IV-138				
		-			Port 9	pull-up resistor s	election	I.						
		PAPLU7	PAPLU6	PAPLU5	PAPLU4	PAPLU3	PAPLU2	PAPLU1	PAPLU0					
0x03F4A	PAPLU	0	0	0	0	0	0	0	0	IV-146				
					Port A pull-up	resistor selection				1				
		PBPLU7	PBPLU6	PBPLU5	PBPLU4	PBPLU3	PBPLU2	PBPLU1	PBPLU0					
0x03F4B	PBPLU	0	0	0	0	0	0	0	0	IV-161				
						resistor selection								
		SELUD7	SELUD6	SELUD5	SELUD4	SELUD3	SELUD2	SELUD1	SELUD0					
0x03F4C	SELUD	0	0	0	0	0	0	0	0	IV-15				
						wn selection								
		Reserved	IRQEXPEN6	IRQEXPEN5	IRQEXPEN4	IRQEXPEN3	IRQEXPEN2	IRQEXPEN1	IRQEXPEN0					
		0	0	0	0	0	0	0	0	40				
0x03F4E	IRQEXPEN	Always set to "0"	ATC1 interrupt	ATC0 interrupt	Serial5 interrupt	Serial4 stop condition	Serial3 UART reception interrupt	Serial1 UART reception interrupt	Serial0 UART reception interrupt	III-42				
			enable	enable	enable	interrupt enable	enable	enable	enable					
		Reserved	IRQEXPDT6	IRQEXPDT5	IRQEXPDT4	IRQEXPDT3	IRQEXPDT2	IRQEXPDT1	IRQEXPDT0					
		0	0	0	0	0	0	0	0					
0x03F4F	IRQEXPDT		ATC1	ATC0	Serial5	Serial4 stop	Serial3	Serial1 UART reception	Serial0 UART reception	III-43				
		Always set to "0"	interrupt	interrupt	interrupt	condition interruptrequest	interrupt	interrupt	interrupt					
			request	request	request		request	request	request					
_		TM0BC7	TM0BC6	TM0BC5	TM0BC4	TM0BC3	TM0BC2	TM0BC1	TM0BC0					
0x03F50	TM0BC	0	0	0	0	0	0	0	0	V-15				
						nary Counter	T							
		TM1BC7	TM1BC6	TM1BC5	TM1BC4	TM1BC3	TM1BC2	TM1BC1	TM1BC0					
0x03F51	TM1BC	0	0	0	0	0	0	0	0	V-15				
		T14000=	T140000	T14000-		nary Counter	T140000	T14000:	Thiosoc					
		TM0OC7	TM0OC6	TM0OC5	TM0OC4	TM0OC3	TM0OC2	TM0OC1	TM0OC0	\/ 40				
000550	TMACCO	X	X	X	X	X	Х	Х	Х	V-13				
0x03F52	TM0OC	^												
0x03F52	TM0OC		TM1OCC	TM4005	Timer 0 Con		TM4000	TM4004	TM4000					
0x03F52 0x03F53	TM0OC	TM1OC7	TM1OC6	TM1OC5	TM1OC4	TM1OC3	TM1OC2	TM1OC1	TM1OC0	V-13				

	Register	Bit Symbol								
Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
		-	TM0POP	TM0MOD	TM0PWM	TM0EN	TM0CK2	TM0CK1	TM0CK0	
0x03F54	TMOMD	-	0	0	0	0	0	0	0	V-16
0.0031 34	TIVIONID	-	Output signal start polarity selection	Pulse width measurement control	Timer0 operation mode selection	Timer0 count control	CI	ock source selec	tion	V-10
		Reserved	Reserved	TM1CAS1	TM1CAS0	TM1EN	TM1CK2	TM1CK1	TM1CK0	
0x03F55	TM1MD	0	0	0	0	0	0	0	0	V-17
checi ee		Always	set to "0"	Timer1 operatio	n mode selection	Timer 1 count control	CI	ock source selec	tion	
		-	TM0ADD1	TM0ADD0	TM0ADDEN	TM0PSC2	TM0PSC1	TM0PSC0	TM0BAS	
0x03F56	CK0MD	-	0 Position of ad	ditional pulses	0 Additional pulses PWM	0	0 Clock sour	0 ce selection	0	V-10
				1	output control	T144 D000	T1440004	T144B000	THURAG	
0.02557	CKAMD	-	-	-	-	TM1PSC2	TM1PSC1	TM1PSC0	TM1BAS	V-11
0x03F57	CK1MD	-	-	-	-	0	O Clock sour	0	0	V-11
		TM2BC7	TM2BC6	TM2BC5	TM2BC4	TM2BC3	TM2BC2	ce selection TM2BC1	TM2BC0	
0x03F58	TM2BC	0	0	0	0	0	0	0	0	V-15
0x03F36	TIVIZBC	0	U	U	Timer 2 Bir	_	0	U	U	V-13
		TM3BC7	TM3BC6	TM3BC5	TM3BC4	TM3BC3	TM3BC2	TM3BC1	TM3BC0	
0x03F59	TM3BC	0	0	0	0	0	0	0	0	V-15
0,0031 39	TWISBC	0	0	0	Timer 3 Bin	_	0	0	0	V-13
		TM2OC7	TM2OC6	TM2OC5	TM2OC4	TM2OC3	TM2OC2	TM2OC1	TM2OC0	
0x03F5A	TM2OC	X	X	X	X	X	X	X	X	V-13
0,001 0,1				^	Timer 2 Com			Α	Α	V 10
		TM3OC7	TM3OC6	TM3OC5	TM3OC4	TM3OC3	TM3OC2	TM3OC1	TM3OC0	
0x03F5B	TM3OC	X	X	X	X	X	X	X	X	V-13
			1	1	Timer 3 Com					
	TM2MD	-	TM2POP	TM2MOD	TM2PWM	TM2EN	TM2CK2	TM2CK1	TM2CK0	
		_	0	0	0	0	0	0	0	
0x03F5C		-	Output signal start polarity selection	Pulse width measurement control	Timer 2 operation mode selection	Timer 2 count control	CI	ock source selec	tion	V-18
	ТМЗМД	-	-	-	TM3CAS	TM3EN	TM3CK2	TM3CK1	TM3CK0	
		-	-	-	0	0	0	0	0	
0x03F5D		-	-	-	Timer 3 operation mode selection	Timer 3 count control	CI	ock source selec	tion	V-19
		-	TM2ADD1	TM2ADD0	TM2ADDEN	TM2PSC2	TM2PSC1	TM2PSC0	TM2BAS	
	CK2MD	-	0	0	0	0	0	0	0	
0x03F5E		-	Positions of a	dditional pulses	Additional pulses PWM output control		Clock sour	ce selection		V-11
		-	-	-	-	TM3PSC2	TM3PSC1	TM3PSC0	TM3BAS	
0x03F5F	CK3MD	-	-	-	-	0	0	0	0	V-12
		-	-	-	-		Clock sour	ce selection		
		TM4BC7	TM4BC6	TM4BC5	TM4BC4	TM4BC3	TM4BC2	TM4BC1	TM4BC0	
0x03F60	TM4BC	0	0	0	0	0	0	0	0	V-15
						ary Counter				
		TMABC7	TMABC6	TMABC5	TMABC4	TMABC3	TMABC2	TMABC1	TMABC0	
0x03F61	TMABC	0	0	0	0	0	0	0	0	VI-5
			1		Timer A Bin	•				
		TM4OC7	TM4OC6	TM4OC5	TM4OC4	TM4OC3	TM4OC2	TM4OC1	TM4OC0	
0x03F62	TM4OC	Х	Х	Х	Х	Х	Х	Х	Х	V-14
			T	T		pare Register				
		TMAOC7	TMAOC6	TMAOC5	TMAOC4	TMAOC3	TMAOC2	TMAOC1	TMAOC0	
0x03F63	TMAOC	Х	Х	Х	X	X	Х	Х	Х	VI-5
			1			pare Register				
		-	TM4POP	TM4MOD	TM4PWM	TM4EN	TM4CK2	TM4CK1	TM4CK0	
0x03F64	TM4MD	-	Output signal start	0 Pulse width measurement	0 Timer 4 operation mode	0 Timer 4 count	0 CI	0 ock source selec	0 tion	V-20
		-	polarity selection	control	selection	control	Ci	CON SOUTCE SEIEC	uon	

A dalaa	Desistes				Bit S	ymbol				D
Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
		-	-	-	-	TMAEN	TMACK2	TMACK1	TMACK0	
0x03F65	TMAMD1	-	-	-	-	0	0	0	0	VI-6
		-	-	-	-	TimerA count control	Pres	scaler operation of	control	
		-	TM4ADD1	TM4ADD0	TM4ADDEN	TM4PSC2	TM4PSC1	TM4PSC0	TM4BAS	
0x03F66	CK4MD	-	0	0	0	0	0	0	0	V-12
0x03F66	CK4IVID	-	Positions of a	dditional pulses	Additional pulses PWM output control		Clock sour	ce selection		V-12
		Reserved	PSCEN	-	-	-	-	-	-	
0x03F67	TMAMD2	0	0	-	-	-	-	-	-	VI-7
		Always set to "0" TM6BC7	Timer A count control TM6BC6	- TM6BC5	- TM6BC4	- TM6BC3	- TM6BC2	- TM6BC1	- TM6BC0	
0x03F68	TM6BC	0	0	0	0	0	0	0	0	VIII-5
			-	-		ary Counter	-	-	_	
		TM6OC7	TM6OC6	TM6OC5	TM6OC4	TM6OC3	TM6OC2	TM6OC1	TM6OC0	
0x03F69	TM6OC	Х	Х	Х	Х	Х	Х	Х	Х	VIII-5
		T14001 D0	THOIDO	THOID		pare Register	T11001/0	T14001/4	T14001/0	
		TM6CLRS 0	TM6IR2	TM6IR1	TM6IR0 0	TM6CK3	TM6CK2 0	TM6CK1	TM6CK0	
0x03F6A	TM6MD	Timer6	U	U	0	0	0	U		VIII-7
0.0031 0.4	TIVIOIVID	binary counter clear selection	Time base	timer interrupt cy	cle selection	Timer6	Clock source se	election	Time base timer Clock source selection	VIII-7
		TMBCLR7	TMBCLR6	TMBCLR5	TMBCLR4	TMBCLR3	TMBCLR2	TMBCLR1	TMBCLR0	
0x03F6B	TBCLR	-	-	-	-	-	-	-	-	VIII-5
			T		ime base timer cl	ear control Regis		TDEN	TAGEN	
	TM6BEN	-	-	-	-	-	Reserved 0	TBEN 0	TM6EN 0	
0x03F6C		-	-	-	-	-	-	Time base timer		VIII-6
		-	-	-	-	-	Always set to "0"	operation control	Timer 6 operation control	
		TM0RMC	TM0RMB	Reserved	TM0RMA	RM0EN	RMDTY1	RMDTY0	RMBTMS	
	DIJOTE	0	0	0	0	0	0	0	0	IV.E
0x03F6D	RMCTR	P10 special function output selection	P03 special function output selection	Always set to "0"	PA0 special function output selection	Remote control carrier output enable		rol carrier duty ection	Remote control carrier base timer selection	IX-5
	TM7MD4	Reserved	T7IGBTSFT	T7IGBTCNT	T7ONESHOT	T7NODED	-	T7ICT2	T7CAPCLR	
0x03F6E		0	0	0	0	0	-	0	0	VII-23
UXUSFOE	TWITWID4	Always set to "0"	IGBT software startup	When IGBT is disable, BC operation	One shot pulse selection	Dead time selection	-	Capture trigger selection	BC clear at capture	VII-23
		Reserved	Reserved	Reserved	TM8SEL_C	TM8SEL_B	TM8SEL_A	T8ICT2	T8CAPCLR	
0,03565	TM8MD4	0	0	0	0	0	0	0	0	VII-27
0x03F6F	T M8MD4		Always set to "0"		C port Timer 8/IGBT selection	B port Timer 8/IGBT selection	A port Timer 8/IGBT selection	Capture trigger selection	BC clear at Capture	VII-27
		TM7BCL7	TM7BCL6	TM7BCL5	TM7BCL4	TM7BCL3	TM7BCL2	TM7BCL1	TM7BCL0	
0x03F70	TM7BCL	0	0	0	0	0	0	0	0	VII-12
		TMTDOUT	TATEOUS			ounter Lower 8 B		T14700111	TMTDOUG	
0x03F71	TM7BCH	TM7BCH7 0	TM7BCH6 0	TM7BCH5 0	TM7BCH4 0	TM7BCH3 0	TM7BCH2 0	TM7BCH1 0	TM7BCH0 0	VII-12
0.03F71	TIVITECT	0	U			ounter Upper 8 Bi		U	0	VII-12
		TM7OC1L7	TM7OC1L6	TM7OC1L5	TM7OC1L4	TM7OC1L3	TM7OC1L2	TM7OC1L1	TM7OC1L0	
0x03F72	TM7OC1L	Х	Х	Х	Х	Х	Х	Х	Х	VII-10
					•	egister 1 Lower 8				
		TM7OC1H7	TM7OC1H6	TM7OC1H5	TM7OC1H4	TM7OC1H3	TM7OC1H2	TM7OC1H1	TM7OC1H0	,
0x03F73	TM7OC1H	Х	Х	X	X	X	X	Х	Х	VII-10
		TM7PR1L7	TM7PR1L6	TM7PR1L5	er 7 Compare R TM7PR1L4	egister 1 Upper 8 TM7PR1L3	TM7PR1L2	TM7PR1L1	TM7PR1L0	
0x03F74	TM7PR1L	X X	X	X X	TM/PR1L4 X	X X	X X	X X	X	VII-11
5,,001 17						gister 1 Lower 8		L "		*
		TM7PR1H7	TM7PR1H6	TM7PR1H5	TM7PR1H4	TM7PR1H3	TM7PR1H2	TM7PR1H1	TM7PR1H0	
		110171 121117								
0x03F75	TM7PR1H	X	Х	Х	Х	Х	Х	Х	Х	VII-11

					Bit S	ymbol				
Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
		TM7ICL7	TM7ICL6	TM7ICL5	TM7ICL4	TM7ICL3	TM7ICL2	TM7ICL1	TM7ICL0	
0x03F76	TM7ICL	X	Х	X	X	X	X	X	X	VII-12
						Register Lower			•	
		TM7ICH7	TM7ICH6	TM7ICH5	TM7ICH4	TM7ICH3	TM7ICH2	TM7ICH1	TM7ICH0	
0x03F77	TM7ICH	Х	Х	X	X	X	X	Х	Х	VII-12
		Reserved	T7ICEDG1	TM7CL	TM7EN	Register Upper	TM7PS0	TM7CK1	TM7CK0	
		0	0	1	0	0	0	0	0	
0x03F78	TM7MD1	Always set to "0"	Capture trigger edge selection	Timer output reset signal	Timer count control	Count cloc	ck selection		ce selection	VII-20
		T7ICEDG0	TM7PWMSL	TM7BCR	TM7PWM	TM7IRS1	T7ICEN	T7ICT1	T7ICT0	
		0	0	0	0	0	0	0	0	
0x03F79	TM7MD2	Capture trigger edge selection	PWM mode selection	Timer 7 count clear source selection	Timer output waveform selection	Timer 7 interrupt source selection	Input Capture operation enable selection	Capture trig	ger selection	VII-21
		TM7OC2L7	TM7OC2L6	TM7OC2L5	TM7OC2L4	TM7OC2L3	TM7OC2L2	TM7OC2L1	TM7OC2L0	
0x03F7A	TM7OC2L	Х	Х	Х	Х	Х	Х	Х	Х	VII-10
						egister 2 Lower 8				
	T1/-05:::	TM7OC2H7	TM7OC2H6	TM7OC2H5	TM7OC2H4	TM7OC2H3	TM7OC2H2	TM7OC2H1	TM7OC2H0	\/!! 40
0x03F7B	TM7OC2H	Х	Х	X	X	X	X	Х	Х	VII-10
		TM7PR2L7	TM7PR2L6	TM7PR2L5	TM7PR2L4	egister 2 Upper 8 TM7PR2L3	TM7PR2L2	TM7PR2L1	TM7PR2L0	
0x03F7C	TM7PR2L	X	X	X	X	X	X	X	X	VII-11
						gister 2 Lower 8			11	
		TM7PR2H7	TM7PR2H6	TM7PR2H5	TM7PR2H4	TM7PR2H3	TM7PR2H2	TM7PR2H1	TM7PR2H0	
0x03F7D	TM7PR2H	Х	Х	X	Х	Х	Х	Х	Х	VII-12
						gister 2 Upper 8	Bit			
		TM7DPR17	TM7DPR16	TM7DPR15	TM7DPR14	TM7DPR13	TM7DPR12	TM7DPR11	TM7DPR10	,
0x03F7E	TM7DPR1	Х	Х	X	X	X	X	Х	Х	VII-13
		TM7DPR27	TM7DDD06	Ti TM7DPR25	mer 7 Dead time TM7DPR24	Preset Register TM7DPR23	TM7DPR22	TM7DDD24	TM7DDD20	
0x03F7F	TM7DPR2	TM7DPR27	TM7DPR26 X	TM7DPR25	TM7DPR24 X	TM7DPR23	X X	TM7DPR21 X	TM7DPR20 X	VII-13
3,001 /1		^	^			Preset Register		^	^	VII 10
		TM8BCL7	TM8BCL6	TM8BCL5	TM8BCL4	TM8BCL3	TM8BCL2	TM8BCL1	TM8BCL0	
0x03F80	TM8BCL	Х	Х	Х	Х	Х	Х	Х	X	VII-16
					,	ounter Lower 8 B				
		TM8BCH7	TM8BCH6	TM8BCH5	TM8BCH4	TM8BCH3	TM8BCH2	TM8BCH1	TM8BCH0	
0x03F81	TM8BCH	Х	Х	Х	Χ	X	X	Х	Х	VII-16
		TMOCCALZ	TMOCCALC			ounter Upper 8 B		TMOCCALA	TMOCCALO	
0x03F82	TM8OC1L	TM8OC1L7	TM8OC1L6 X	TM8OC1L5 X	TM8OC1L4 X	TM8OC1L3	TM8OC1L2 X	TM8OC1L1 X	TM8OC1L0 X	VII-14
UAUSF02	TWOOGTL		^			egister 1 Lower 8		^	^	V 11 ⁻ 1 '1
		TM8OC1H7	TM8OC1H6	TM8OC1H5	TM8OC1H4	TM8OC1H3	TM8OC1H2	TM8OC1H1	TM8OC1H0	
0x03F83	TM8OC1H	X	Х	X	Х	X	X	X	X	VII-14
				Tim	ner 8 Compare Re	egister 1 Upper 8	B Bit		1	
		TM8PR1L7	TM8PR1L6	TM8PR1L5	TM8PR1L4	TM8PR1L3	TM8PR1L2	TM8PR1L1	TM8PR1L0	
0x03F84	TM8PR1L	Х	Х	Х	Х	Х	Х	Х	Х	VII-15
		T140F5	THORSE			jister 1 Lower 8		T110F5	T1 10 P 2 · · · ·	
0,02505	TMODDALL	TM8PR1H7	TM8PR1H6	TM8PR1H5	TM8PR1H4	TM8PR1H3	TM8PR1H2	TM8PR1H1	TM8PR1H0	\/II 4 <i>E</i>
0x03F85	TM8PR1H	Х	Х	X	X mer 8 Preset Red	X gister 1 Upper 8	X Rit	Х	Х	VII-15
		TM8ICL7	TM8ICL6	TM8ICL5	TM8ICL4	TM8ICL3	TM8ICL2	TM8ICL1	TM8ICL0	
0x03F86	TM8ICL	X	X	X	X	X	X	X	X	VII-16
						Register Lower			l	
		TM8ICH7	TM8ICH6	TM8ICH5	TM8ICH4	TM8ICH3	TM8ICH2	TM8ICH1	TM8ICH0	
0x03F87	TM8ICH	X	Х	Х	Х	Х	Х	Х	Х	VII-16
						Register Upper				
		Reserved	T8ICEDG1	TM8CL	TM8EN	TM8PS1	TM8PS0	TM8CK1	TM8CK0	
0x03F88	TM8MD1	0	0	1	0	0	0	0	0	VII-24
		Always set to "0"	Capture trigger edge selection	Timer output reset signal	Timer count control	Count cloc	ck selection	Clock sour	ce selection	·

Address	Register	Bit Symbol									
Addiess	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page	
		T8ICEDG0	TM8PWMSL	TM8BCR	TM8PWM	TM8IRS1	T8ICEN	T8ICT1	T8ICT0		
0x03F89		0	0	0	0	0	0	0	0	\#\ 6:	
	TM8MD2	Capture trigger edge selection	PWM mode selection	Timer 8 count clear source selection	Timer output waveform selection	Timer 8 interrupt source selection	Input Capture operation enable selection	Capture triç	ger selection	VII-25	
		TM8OC2L7	TM8OC2L6	TM8OC2L5	TM8OC2L4	TM8OC2L3	TM8OC2L2	TM8OC2L1	TM8OC2L0		
0x03F8A	TM8OC2L	Х	X	X	Х	Х	Х	Х	Х	VII-17	
						egister 2 Lower 8					
		TM8OC2H7	TM8OC2H6	TM8OC2H5	TM8OC2H4	TM8OC2H3	TM8OC2H2	TM8OC2H1	TM8OC2H0		
0x03F8B	TM8OC2H	Х	X	Х	Х	Х	Х	Х	Х	VII-17	
						egister 2 Upper 8					
	THORROOM	TM8PR2L7	TM8PR2L6	TM8PR2L5	TM8PR2L4	TM8PR2L3	TM8PR2L2	TM8PR2L1	TM8PR2L0	\/!! 46	
0x03F8C	TM8PR2L	Х	Х	X	X	X	X	Х	Х	VII-18	
		TMODDOLIZ	TMODDOLIO			gister 2 Lower 8		TMODDOLIA	TMODDOLIO		
00250D	TMODDOLL	TM8PR2H7	TM8PR2H6	TM8PR2H5	TM8PR2H4	TM8PR2H3 X	TM8PR2H2	TM8PR2H1	TM8PR2H0	VII-18	
0x03F8D	TM8PR2H	Х	Х	X	X	sister 2 Upper 8	X	Х	Х	VII-IC	
		TM7CKSMP	TM7BUFSEL	TM7CKEDG	TM7IGBTTR	T7IGBTDT	T7IGBTEN	T7IGBT1	T7IGBT0		
		0	0 0	0	0 0	17IGB1D1 0	0	0	0		
0x03F8E	TM7MD3	Capture sampling selection	Buffer selection	TM7I0 count edge	IGBT trigger level selection	IGBT dead time insert	IGBT operation enable	IGBT/Timer	trigger factor	VII-22	
		TM8CKSMP	TM8BUFSEL	selection	TM8CKEDG	timeing -	TM8PWMF	TM8PWMO	TM8CAS		
		0	0	<u> </u>	0	-	0	0	0 0	VII-26	
0x03F8F	TM8MD3	Capture sampling selection	Buffer selection	-	TM8I0 count edge selection	-	PWM output control when timer 8 is stopped	Timer 8PWM output polarity selection	Cascade selection		
		SBO0SEL	SC0BRP2	SC0BRP1	SC0BRP0	OSL0	SC0SEL2	SC0SEL1	SC0SEL0		
		0	0	0	0	0	0	0	0		
0x03F90	SC0SEL	UART reverse output selection		clock output sel		Serial output port selection	ŭ .	Timer selection		XII-17	
		SC0CE1	-	-	SC0DIR	SC0STE	SC0LNG2	SC0LNG1	SC0LNG0		
		0	-	-	0	0	1	1	1		
0x03F91	SC0MD0	Transmission/ reception data input/output edge	-	-	Transfer bit specification	Start condition selection	Synchronous s	serial transfer bit	count selection	XII-24	
		SC0IOM	SC0SBTS	SC0SBIS	SC0SBOS	SC0CKM	SC0MST	SC0DIV	SC0CMD		
		0	0	0	0	0	0	0	0		
0x03F92	SC0MD1	Serial data input pin selection	SBT0 pin function selection	Serial input control selection	SBO0 (TXD0) pin function selection	Transfer clock devide selection	Clock master slave selection	Transfer clock devide selection	Synchronous Serial /duplex UART selection	XII-2	
		SC0FM1	SC0FM0	SC0PM1	SC0PM0	SC0NPE	-	SC0BRKF	SC0BRKE		
	000::	0	0	0	0	0	-	0	0	VII 0-	
0x03F93	SC0MD2	Frame mode	specification	Additional bit	t specification	Parity enable	-	Break status reception monitor	Break status transmit control	XII-2	
		SC0FDC1	SC0FDC0	-	-	SC0PSCE	SC0PSC2	SC0PSC1	SC0PSC0		
0x03F94	SC0MD3	0	0	-	-	0	0	0	0	XII-28	
		Output selection		-	-	Prescaler		Selection clock		· = 0	
			data is transmitted			count control SC0FEF	SCODEN				
		SC0TBSY 0	SC0RBSY 0	SC0TEMP 0	SC0REMP 0	SCOFEF 0	SC0PEK 0	SC0ORE 0	SC0ERE 0		
0x03F95	SC0STR	Serial bus transmission status	Serial bus reception status	transmission buffer empry	Reception buffer empry	Frame error detection	Parity error detection	Overrun error detection	Error monitor flag	XII-29	
		RXBUF07	RXBUF06	RXBUF05	RXBUF04	RXBUF03	RXBUF02	RXBUF01	RXBUF00		
0x03F96	RXBUF0	X	X	X	Х	X	X X	X	X	XII-23	
			• • •			eception data but		-,,	<u> </u>		
		TXBUF07	TXBUF06	TXBUF05	TXBUF04	TXBUF03	TXBUF02	TXBUF01	TXBUF00		
	TVDLIEG	X	X	X	X	X	X	X	X	XII-23	
0x03F97	TXBUF0	^									

					Bit S	ymbol					
Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page	
		SBO3SEL	SC3BRP2	SC3BRP1	SC3BRP0	OSL3	SC3SEL2	SC3SEL1	SC3SEL0		
0x03F98 SC3SEL		0 0 0 0 UART reverse output selection selection				Serial output port selection	0	XII-20			
		SC1CE1	-	-	SC1DIR	SC1STE	SC1LNG2	SC1LNG1	SC1LNG0		
		0		-	0	0	1	1	1		
0x03F99	SC1MD0	Transmission/ reception data input/output edge	-	-	Transfer bit specification	Start condition selection	Synchronous s	serial transfer bit	count selection	XII-24	
		SC1IOM	SC1SBTS	SC1SBIS	SC1SBOS	SC1CKM	SC1MST	SC1DIV	SC1CMD		
		0	0	0	0	0	0	0	0		
0x03F9A	SC1MD1	Serial data input selection	SBT1 pin function selection	Serial input control selection	SBO1(TXD1) pin function selection	Transfer clock divide selection	Clock master slave selection	Transfer clock devide selection	Synchronous serial /duplexUART selection	XII-25	
		SC1FM1	SC1FM0	SC1PM1	SC1PM0	SC1NPE	-	SC1BRKF	SC1BRKE		
0,402,500	SC1MD2	0	0	0	0	0	,	0	0	XII-27	
0x03F9B	SC TWID2	Frame mode	•	Additional bit	specification	Parity enable	-	Break status reception monitor	Break status transmit control	AII-27	
		SC1FDC1	SC1FDC0	-	-	SC1PSCE	SC1PSC2	SC1PSC1	SC1PSC0		
0x03F9C	SC1MD3	0	0	-	-	0	0	0	0	XII-28	
		Output selection data is tra	insmitted	-	-	Prescaler count control		Selection clock			
		SC1TBSY	SC1RBSY	SC1TEMP	SC1REMP	SC1FEF	SC1PEK	SC1ORE	SC1ERE		
0x03F9D	SC1STR	0 Serial bus transmission	0 Serial bus reception	0 Transmission buffer empry	0 Reception buffer empry	Frame error detection	0 Parity error detection	Overrun error detection	0 Error monitor flag	XII-29	
		status	status		, ,				·		
		RXBUF17	RXBUF16	RXBUF15	RXBUF14	RXBUF13	RXBUF12	RXBUF11	RXBUF10	\// aa	
0x03F9E	RXBUF1	Х	Х	Х	X	X	Χ	Х	Х	XII-23	
		TXBUF17	TXBUF16	TXBUF15	TXBUF14	eception data but	TXBUF12	TXBUF11	TXBUF10		
0x03F9F	TXBUF1	X	X	X X	X X	X X	X X	X	X	XII-23	
0,0001 01						nsmission data b		^	^	7(II 20	
		SBO1SEL	SC1BRP2	SC1BRP1	SC1BRP0	OSL1	SC1SEL2	SC1SEL1	SC1SEL0		
		0	0	0	0	-	-	0	0		
0x03FA0	SC1SEL	UART reverse output selection	Timer	clock output sel	ection	Serial output port selection		Timer selection		XII-18	
		SC2CE1	-	-	SC2DIR	SC2STE	SC2LNG2	SC2LNG1	SC2LNG0		
		0	-	-	0	0	1	1	1		
0x03FA1	SC2MD0	Transmission/ reception data input/output edge	-	-	Transfer bit specification	Start condition selection	Synchronous s	serial transfer bit	count selection	XII-24	
		SC2IOM	SC2SBTS	SC2SBIS	SC2SBOS	SC2CKM	SC2MST	SC2DIV	SC2CMD		
0x03FA2	SC2MD1	Serial data input selection	SBT2 pin function selection	0 Serial input control selection	SBO2(TXD2) pin function selection	transfer clock divide selection	O Clock master slave selection	Transfer clock devide selection	Synchronous serial / duplex UART selection	XII-25	
		SC2FM1	SC2FM0	SC2PM1	SC2PM0	SC2NPE	-	SC2BRKF	SC2BRKE		
		0	0	0	0	0	-	0	0		
0x03FA3	SC2MD2	Frame mode			specification	Parity enable	-	Break status reception monitor	Break status transmit control	XII-27	
		SC2FDC1	SC2FDC0	-	-	SC2PSCE	SC2PSC2	SC2PSC1	SC2PSC0		
0x03FA4	SC2MD3	0	0	-	-	0	0	0	0	XII-28	
5.55174	COLINDO	Output selection data trans		-	-	Prescaler count control		Selection clock		7.11 20	
		SC2TBSY	SC2RBSY	SC2TEMP	SC2REMP	SC2FEF	SC2PEK	SC2ORE	SC2ERE		
0,,00545	000075	0	0	0	0	0	0	0	0	VII oo	
0x03FA5	SC2STR	Serial bus transmission status	Serial bus reception status	Transmission buffer empry	Reception buffer empry	Frame error detection	Parity error detection	Overrun error detection	Error monitor flag	XII-29	
		RXBUF27	RXBUF26	RXBUF25	RXBUF24	RXBUF23	RXBUF22	RXBUF21	RXBUF20		
0x03FA6	RXBUF2	Х	Χ	Х	Х	Х	Х	Х	Х	XII-23	
]	1			orial interface 2 re	eception data but	ffor				

Address	Register				Bit Sy	mbol				Page
Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	raye
		TXBUF27	TXBUF26	TXBUF25	TXBUF24	TXBUF23	TXBUF22	TXBUF21	TXBUF20	
0x03FA7	TXBUF2	Х	Х	Х	Х	Х	Х	Х	Х	XII-23
						nsmission data b				
		Reserved	SC4BRP2	SC4BRP1	SC4BRP0	OSL4	SC4SEL2	SC4SEL1	SC4SEL0	
0x03FA8	SC4SEL	0	0	0	0	-	-	0	0	XII-21
		Always set to "0"	Timer	clock output sel	ection	Serial output port selection		Timer selection		
		SC3CE1	-	-	SC3DIR	SC3STE	SC3LNG2	SC3LNG1	SC3LNG0	
		0	-	-	0	0	1	1	1	
0x03FA9	SC3MD0	Transmission/ reception data input/output edge	-	-	Transfer bit specification	Start condition selection	Synchronous s	serial transfer bit	count selection	XII-24
		SC3IOM	SC3SBTS	SC3SBIS	SC3SBOS	SC3CKM	SC3MST	SC3DIV	SC3CMD	
		0	0	0	0	0	0	0	0	
0x03FAA	SC3MD1	Serial data input pin selection	SBT3 pin function selection	Serial input control selection	SBO3(TXD3) pin function selection	Transfer clock divide selection	Clock master slave selection	Transfer clock divide value selection	Synchronous serial /duplex UART selection	XII-25
		SC3FM1	SC3FM0	SC3PM1	SC3PM0	SC3NPE	-	SC3BRKF	SC3BRKE	
		0	0	0	0	0	-	0	0	
0x03FAB	SC3MD2	Frame mode	specification	Additional bit	specification	Parity enable	-	Break status reception monitor	Break status transmit control	XII-27
		SC3FDC1	SC3FDC0	-	-	SC3PSCE	SC3PSC2	SC3PSC1	SC3PSC0	
0x03FAC	SC3MD3	0	0	-	-	0	0	0	0	XII-28
		Output selection data tra				Prescaler count control		Selection clock		
		SC3TBSY	SC3RBSY	SC3TEMP	SC3REMP	SC3FEF	SC3PEK	SC3ORE	SC3ERE	
		0	0	0	0	0	0	0	0	
0x03FAD	SC3STR	Serial bus transmission status	Serial bus reception status	Transmission buffer empry	Reception buffer empry	Frame error detection	Parity error detection	Overrun error detection	Error monitor flag	XII-29
		RXBUF37	RXBUF36	RXBUF35	RXBUF34	RXBUF33	RXBUF32	RXBUF31	RXBUF30	
0x03FAE	RXBUF3	х	х	х	х	х	х	х	х	XII-23
				Se	erial interface 3 re	ception data but	ffer	I.		
		TXBUF37	TXBUF36	TXBUF35	TXBUF34	TXBUF33	TXBUF32	TXBUF31	TXBUF30	
0x03FAF	TXBUF3	х	х	х	х	х	х	х	х	XII-23
				Ser	ial interface 3 trai	nsmission data b	uffer	I.		
		SC4CE1	-	-	SC4DIR	SC4STE	SC4LNG2	SC4LNG1	SC4LNG0	
		0	-	-	0	0	1	1	1	
0x03FB0	SC4MD0	Transmission/ reception data input/output input/output edge	-	-	Transfer bit specification	Start condition selection		Transfer bit coun	t	XII-31
		SC4IOM	SC4SBTS	SC4SBIS	SC4SBOS	-	SC4MST	-	-	
		0	0	0	0	-	0	-	-	
0x03FB1	SC4MD1	Serial data input pin selection	SBT4 pin function selection	Serial input control selection	SB04(SDA4) pin function selection	-	Clock master / slave selection	-	-	XII-32
		SC4FDC1	SC4FDC0	-	-	SC4PSCE	SC4PSC2	SC4PSC1	SC4PSC0	
0x03FB2	SC4MD2	0	0	-	-	0	0	0	0	XII-33
DE	CO MIDE	Output selection data trans		-	-	Prescaler count control		Selection clock		, 00
		Reserved	Reserved	SC4STPC	SC4TMD	SC4REX	SC4CMD	SC4ACKS	SC4ACK0	
		0	0	0	0	0	0	0	0	
0x03FB3	SC4MD3	Always s	et to "0"	Stop condition generation flag in IIC com- munication	Communication mode selection in IIC communication	Transmission/ reception mode selection in IIC master communication	Synchronous serial/IIC selection	ACK bit enable	ACK bit selection at Transmission/ reception mode	XII-34
					t	004450	004450	004454		
		SC4AD7	SC4AD6	SC4AD5	SC4AD4	SC4AD3	SC4AD2	SC4AD1	Reserved	
0x03FB4	SC4AD0	SC4AD7 0	SC4AD6 0	SC4AD5 0	SC4AD4 0	0 0	0 0	0 0	Reserved 0	XII-35

					Bit Sy	ymbol				
Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
		SC4BSY		SC4TEMP	SC4REMP		_	_	SC4ORE	
		0	-	0	0	-	-	-	0	
0x03FB6	SC4STR0	Clock synchronous communication serial bus status	-	Transmission buffer empty flag	Reception buffer empty flag	-	-	-	Overrun error detection	XII-36
		SC4WSR	SC4ABT_LST	SC4ADD_ACC	SC4STRT	SC4BUSBSY	SC4IICBSY	SC4GCALL	SC4DATA_ERR	
		0	0	0	0	0	0	0	0	
0x03FB7	SC4STR1	Data transfer direction determine flag in slave communication	Arbitration lost detection flag	Slave address compare flag	Start condition detection flag	Bus busy flag	Serial bus status in IIC communication	General call detection flag	Communication abnormal detection flag	XII-37
		RXBUF47	RXBUF46	RXBUF45	RXBUF44	RXBUF43	RXBUF42	RXBUF41	RXBUF40	
0x03FB8	RXBUF4	х	х	х	х	х	х	x	х	XII-30
					erial interface 4 re					
		TXBUF47	TXBUF46	TXBUF45	TXBUF44	TXBUF43	TXBUF42	TXBUF41	TXBUF40	
0x03FB9	TXBUF4	х	X	х	х	X	X	х	х	XII-30
					ial interface 4 trai					
		I2CAD7	I2CAD6	I2CAD5	I2CAD4	I2CAD3	I2CAD2	I2CAD1	I2CAD0	\//\ .a
0x03FBA	SC5AD0	0	0	0	0	0	0	0	0	XII-40
		051100	10011011		ial interface 5 add			100450	100400	
		SELI2C	I2CMON	-	-	I2CGEM	I2CADM	I2CAD9	I2CAD8	
0x03FBB	SC5AD1	0	0	-	-	0	0	0	0	XII-40
		Reset control	Monitor mode selection	-	-	Communication mode selection	Address mode selection	Addre	ss setup	
		I2CRXB7	I2CRXB6	I2CRXB5	I2CRXB4	I2CRXB3	I2CRXB2	I2CRXB1	I2CRXB0	
0x03FBC	SC5RXB	0	0	0	0	0	0	0	0	XII-39
				Se	I erial interface 5 re	eception data bu	ffer		ı	
		I2CTXB7	I2CTXB6	I2CTXB5	I2CTXB4	I2CTXB3	I2CTXB2	I2CTXB1	I2CTXB0	
0x03FBD	SC5TXB	0	0	0	0	0	0	0	0	XII-39
				Ser	ial interface 5 trai	nsmission data b	uffer	I .		
		WRS	I2CINT	STRT	RSTRT	I2CBSY	SLVBSY	ACKVALID	-	
		1	0	0	0	0	0	0	-	
0x03FBE	SC5STR	Data transferdirection determine flag at communication	Interrupt detection flag	Start condition detection flag	Restart condition detection flag	Bus busy flag	Slave busy flag	ACK detection flag	-	XII-41
		SBO2_SEL	SC2BRP2	SC2BRP1	SC2BRP0	OSL2	SC2SEL2	SC2SEL1	SC2SEL0	
0x03FBF	SC2SEL	0	0	0	0	0	0	0	0	XII-19
UXUSFBF	SUZSEL	UART reverse output selection		clock output sel		Serial output port selection	DOAD!	Timer selection		XII-19
000500	DOADI	RCAPL7	RCAPL6	RCAPL5	RCAPL4	RCAPL3	RCAPL2	RCAPL1	RCAPL0	11.20
0x03FC0	RCAPL	0	U	0	OM correction as	U Idroes Lower 8 F	0	0	0	II-30
		RCAPM7	RCAPM6	RCAPM5	OM correction ac RCAPM4	RCAPM3	RCAPM2	RCAPM1	RCAPM0	
0x03FC1	RCAPM	0	0	0	0	0	0	0	0	II-30
0,001 01	NOAFW		U		OM correction ac					11 00
		_	_	-	-	RCAPH3	RCAPH2	RCAPH1	RCAPH0	
0x03FC2	RCAPH	-	-	_	_	0	0	0	0	II-30
		-	-	_	_		ROM correction ac			00
		-	-	-	-	Reserved	RCPSR2	RCPSR1	RCPSR0	
000500	DODOD	-		-	-	0	0	0	0	11.00
0x03FC3	RCPSR			_		Always set to		rection pointer sp	l	II-28
		_	-		-	"0"		<u> </u>		
		Reserved	RC6EN	RC5EN	RC4EN	RC3EN	RC2EN	RC1EN	RC0EN	
		0	0	0	0	0	0	0	0	U 65
0x03FC4	RCCTR0	Always set to "0"	The 6th address ROM correction control	The 5th address ROM correction control	The 4th address ROM correction control	The 3rd address ROM correction control	The 2nd address ROM correction control	The 1st address ROM correction control	The 0th address ROM correction control	II-29
		Reserved	Reserved	Reserved	Reserved	OSL5	Reserved	Reserved	Reserved	
0x03FC6	SC5SEL	0	0	0	0	0	0	0	0	XII-22
3,00,00	COUCL		Always	set to "0"		Serial output port selection		Always set to "0"		711- 22

					Bit S	ymbol				
Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
		Reserved	Reserved	Reserved		Reserved	Reserved	Reserved	DATA	
		0	0	0	-	1	1	0	0	\0 mi 44
0x03FC8	FMDREG1		Always set to "0"		-		set to "1"	Always set to	Rewritable area selection	XVIII-11
		BEW7	BEW6	BEW5	BEW4	BEW3	BEW2	BEW1	BEW0	
0x03FC9	FBEWER	0	0	0	0	0	0	0	0	XVIII-10
						vriting enable				
		SEW7	SEW6	SEW5	SEW4	SEW3	SEW2	SEW1	SEW0	
0x03FCA	FSKPBPER	0	0	0	0	0	0	0	0	XVIII-11
				Sec	ctor Protect/Secu	rity command en	able		•	
		ANSH1	ANSH0	ANCK1	ANCK0	ANLADE	ANCK2	-	-	
0x03FD1	ANCTR0	0	0	0	0	0	0	-	-	XIII-7
0.001 1	ANOTHO	Sample-h	nold time	A/D conve	rsion clock	A/D ladder resistance control	A/D conversion clock	-	-	Alli 7
		-	-	-	-	ANCHS3	ANCHS2	ANCHS1	ANCHS0	
0x03FD2	ANCTR1	-	-	-	-	0	0	0	0	XIII-7
		-	-	-	-		Analogue ir	nput channel		
		ANST	ANSTSEL1	ANSTSEL0	-	-	-	-	-	
0x03FD3	ANCTR2	0	0	0	-	-	-	-	-	XIII-8
		A/D conversion status	A/D conversion selection		-	-	-	-	-	
		ANBUF07	ANBUF06	-	-	-	-	-	-	
0x03FD4	ANBUF0	X	X	-	-	-	-	-	-	XIII-9
		Conversion da	Ita strage buffer	-	-	-	-	-	-	
		ANBUF17	ANBUF16	ANBUF15	ANBUF14	ANBUF13	ANBUF12	ANBUF11	ANBUF10	
0x03FD5	ANBUF1	Х	Х	X	Х	Х	Х	Х	Х	XIII-9
					Conversion da	ta strage buffer			•	
		DACHS1	DACHS0	DACKS1	DACKS0	DACMD2	DACMD1	DACMD0	DABUSY	
0x03FD6	DACTR	X	X	X	X	Х	Х	Х	0	XIV-5
0X03FD6	DACIK	Channel monito conve	r flag during D/A ersion	D/A sca	an clock	D/A co	nversion mode s	election	D/A conversion operation enable flag	λιν-3
		DA0BUF7	DA0BUF6	DA0BUF5	DA0BUF4	DA0BUF3	DA0BUF2	DA0BUF1	DA0BUF0	
0x03FD7	DADR0	Х	Х	Х	Х	Х	Х	Х	X	XIV-6
					A conversion in					
		DA1BUF7	DA1BUF6	DA1BUF5	DA1BUF4	DA1BUF3	DA1BUF2	DA1BUF1	DA1BUF0	\/I\ / 0
0x03FD8	DADR1	Х	Х	Х	X	X	X	Х	Х	XIV-6
		DA2BUF7	DA2BUF6	DA2BUF5	A conversion in DA2BUF4	DA2BUF3	DA2BUF2	DA2BUF1	DA2BUF0	
0x03FD9	DADR2	X X	X	X	X X	X X	X	X	X	XIV-6
			.,		conversion inpu			<u> </u>	.,	
		DA3BUF7	DA3BUF6	DA3BUF5	DA3BUF4	DA3BUF3	DA3BUF2	DA3BUF1	DA3BUF0	
0x03FDA	DADR3	X	X	X	X	X	X	X	X	XIV-6
				D/	'A conversion in	put data Registe	er 3			
		PLLCK3	PLLCK2	PLLCK1	PLLCK0	-	-	PLLEN	PLLSTART	
0x03FDF	PLLCNT	0	0	0	0	-	-	0	0	II-59
			Multiply numbe	r specification		-	-	PLL clock enable	PLL operation control	
		-	-	-	-	-	IRQNPG	IRQNWDG	Reserved	
00055	NA 110-	-	-	-	-	-	0	0	0	III-24
0x03FE1	NMICR	-	-	-	-	-	Program Interrupt request flag	Watchdog Interrupt request flag	Always set to "0"	111-24
		IRQ0LV1	IRQ0LV0	REDG0	-	-	-	IRQ0IE	IRQ0IR	
		0	0	0	-	-	-	0	0	
0x03FE2	IRQ0ICR	Interrupt level s	specification flag	Interrupt enable edge specification flag	-	-	-	External Interrupt enable flag	External Interrupt request flag	III-25
		IRQ1LV1	IRQ1LV0	REDG1	-	-	-	IRQ1IE	IRQ1IR	
		0	0	0	-	-	-	0	0	
0x03FE3	IRQ1ICR		specification flag	Interrupt enable edge specification	-	-	-	External Interrupt enable flag	External Interrupt request flag	III-25

Addess	Desistes				Bit S	ymbol				Danie
Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
		IRQ2LV1	IRQ2LV0	REDG2	-	-	-	IRQ2IE	IRQ2IR	
		0	0	0	-	-	•	0	0	
0x03FE4	IRQ2ICR	Interrupt level s	specification flag	Interrupt enable edge specification flag	-	-	-	External Interrupt enable flag	External Interrupt request flag	III-25
		IRQ3LV1	IRQ3LV0	REDG3	-	-	-	IRQ3IE	IRQ3IR	
		0	0	0	-	-	-	0	0	
0x03FE5	IRQ3ICR	Interrupt level s	specification flag	Interrupt enable edge specification flag	-	-	-	External Interrupt enable flag	External Interrupt request flag	III-25
		IRQ4LV1	IRQ4LV0	REDG4	-	-	-	IRQ4IE	IRQ4IR	
		0	0	0	-	-	-	0	0	
0x03FE6	IRQ4ICR	Interrupt level s	specification flag	Interrupt enable edge specification flag	-	-	-	External Interrupt enable flag	External Interrupt request flag	III-25
		IRQ5LV1	IRQ5LV0	REDG5	-	-	-	IRQ5IE	IRQ5IR	
		0	0	0	-	-	-	0	0	
0x03FE7	IRQ5ICR	Interrupt level s	specification flag	Interrupt enable edge specification flag	-	-	-	External Interrupt enable flag	External Interrupt request flag	III-25
		TM0LV1	TM0LV0	-	-	-	-	TM0IE	TM0IR	
0x03FE8	TM0ICR	0	0	-	-	-	-	0	0	III-26
		Interrupt level s	specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	
		TM1LV1	TM1LV0	-	-	-	-	TM1IE	TM1IR	
0x03FE9	TM1ICR	0	0	-	-	-	1	0	0	III-26
		Interrupt level s	specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	
		TM2LV1	TM2LV0	-	-	-	-	TM2IE	TM2IR	
0x03FEA	TM2ICR	0	0	-	-	-	•	0	0	III-26
		Interrupt level s	specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	
		TM3LV1	TM3LV0	-	-	-	-	TM3IE	TM3IR	
0x03FEB	TM3ICR	0	0	-	-	-	-	0	0	III-26
		,	specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	
		TM4LV1	TM4LV0	-	-	-	-	TM4IE	TM4IR	
0x03FEC	TM4ICR	0	0	-	-	-	-	0	0	III-26
		,	specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	
		TM6LV1	TM6LV0	-	-	-	-	TM6IE	TM6IR	
0x03FED	TM6ICR	0	0	-	-	-	-	0	0	III-26
		*	specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	
		TBLV1	TBLV0	-	-	-	-	TBIE	TBIR	
0x03FEE	TBICR	0	0	-	-	-	-	0	0	III-27
		Interrupt level s	specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	
		TM7LV1	TM7LV0	-	-	-	-	TM7IE	TM7IR	
0x03FEF	TM7ICR	0	0	-	-	-	-	0	0	III-28
		Interrupt level s	specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	-
		TM7OC2LV1	TM7OC2LV0	-	-	-	-	TM7OC2IE	TM7OC2IR	
0x03FF0	TM7OC2ICR	0	0	-	-	-	-	0	0	III-29
		Interrupt level s	specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	
		TM8LV1	TM8LV0	-	-	-	-	TM8IE	TM8IR	
0x03FF1	TM8ICR	0	0	-	-	-	-	0	0	III-30
		Interrupt level s	specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	
		TM8OC2LV1	TM8OC2LV0	-	-	-	-	TM8OC2IE	TM8OC2IR	
0x03FF2	TM8OC2ICR	0	0	-	-	-	-	0	0	III-31
		Interrupt level s	specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	

Address	D. sister				Bit Sy	ymbol				Davis
Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
		TM9LV1	TM9LV0	-	-	-	-	TM9IE	TM9IR	
0x03FF3	TM9ICR	0	0	-	-	-	-	0	0	III-32
5,00.10		Interrupt level s	specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	02
		TM9OC2LV1	TM9OC2LV0	-	-	-	-	TM9OC2IE	TM9OC2IR	
0x03FF4	TM9OC2ICR	0	0	-	-	-	-	0	0	III-33
		Interrupt level s	specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	
		SC0TLV1	SC0TLV0	-	-	-	-	SC0TIE	SC0TIR	
0x03FF7	SC0TICR	0	0	-	-	-	-	0	0	III-35
		Interrupt level s	specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	
		SC1TLV1	SC1TLV0	-	-	-	-	SC1TIE	SC1TIR	
0x03FF8	SC1TICR	0	0	-	-	-	-	0	0	III-35
			specification flag	-	-	•	-	Interrupt enable flag	Interrupt request flag	
		SC2RLV1	SC2RLV0	-	-	1	-	SC2RIE	SC2RIR	
0x03FF9	SC2RICR	0	0	-	-	-	-	0	0	III-36
		Interrupt level s	specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	
		SC2TLV1	SC2TLV0	-	-	-	-	SC2TIE	SC2TIR	
0x03FFA	SC2TICR	0	0	-	-	-	-	0	0	III-37
		·	specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	
		SC3TLV1	SC3TLV0	-	-	-	-	SC3TIE	SC3TIR	
0x03FFB	SC3TICR	0	0	-	-	-	-	0	0	III-38
			specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	
		SC4LV1	SC4LV0	-	-	-	-	SC4IE	SC4IR	
0x03FFC	SC4ICR	0	0	-	-	-	-	0	0	III-39
			specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	
		ADLV1	ADLV0	-	-	-	-	ADIE	ADIR	
0x03FFD	ADICR	0	0	-	-	-	-	0	0	III-40
		·	specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	
		PERILV1	PERILV0	-	-		-	PERIIE	PERIIR	
0x03FFE	PERIICR	0	0	-	-	-	-	0	0	III-41
		Interrupt level s	specification flag	-	-	-	-	Interrupt enable flag	Interrupt request flag	

18.11Instruction Set

M M M M M M M M M M M M M M M M M M M	Instructions MOV Dn,Dm MOV imm8,Dm MOV Dn,PSW MOV PSW,Dm MOV (d8,An),Dm MOV (d4,SP),Dm MOV (d4,SP),Dm MOV (d6,SP),Dm MOV (d8,SP),Dm MOV Dn,(Am) MOV Dn,(Am) MOV Dn,(d8,SP) MOV Dn,(d6,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP) MOV Dn,(d8)	Dn→Dm imm8→Dm Dn→PSW PSW→Dm mem8(An)→Dm mem8(d8+An)→Dm mem8(d4+An)→Dm mem8(d4+SP)→Dm mem8(d4+SP)→Dm mem8(d16+SP)→Dm mem8(lOTOP+io8)→Dm mem8(abs12)→Dm mem8(abs12)→Dm mem8(abs16)→Dm Dn→mem8(Am) Dn→mem8(d8+Am) Dn→mem8(d4+SP)		 	 	 	2 4 3 3 2 4 7 3 5	1 2 3 2 2 2 4 2	peat	0010	1010 Dr 1010 Dr 1001 01 0001 01 0100 1	nDm <#8. 1Dn Dm ADm ADm <d8.< th=""><th>></th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th></d8.<>	>	5	6	7	8	9	10	11
M M M M M M M M M M M M M M M M M M M	MOV Dn,Dm MOV imm8,Dm MOV imm8,Dm MOV Dn,PSW MOV PSW,Dm MOV (An),Dm MOV (d6,An),Dm MOV (d4,SP),Dm MOV (d6,SP),Dm MOV (d6,SP),Dm MOV (d5,SP),Dm MOV (d5,SP),Dm MOV (d5,SP),Dm MOV (d6,SP),Dm MOV Dn,(d6,SP) MOV Dn,(d6,SP) MOV Dn,(d6,SP) MOV Dn,(d6,SP) MOV Dn,(d6,SP)	imm8→Dm Dn→PSW PSW→Dm mem8(An)→Dm mem8(d8+An)→Dm mem8(d4+An)→Dm mem8(d4+SP)→Dm mem8(d16+SP)→Dm mem8(d16+SP)→Dm mem8(lOTOP+io8)→Dm mem8(abs1)→Dm mem8(abs1)→Dm mem8(abs1)→Dm Dn→mem8(Am) Dn→mem8(d8+Am) Dn→mem8(d16+Am)	 		 		4 3 3 2 4 7 3 5	2 3 2 2 2 4 2		0010	1010 Dn 1001 02 0001 01 0100 1A 0110 1A	nDm <#8. 1Dn Dm ADm ADm <d8.< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></d8.<>								
M M M M M M M M M M M M M M M M M M M	MOV imm8,Dm MOV Dn,PSW MOV PSW,Dm MOV (An),Dm MOV (d8,An),Dm MOV (d4,SP),Dm MOV (d4,SP),Dm MOV (d6,SP),Dm MOV (d6,SP),Dm MOV (d8,SP),Dm MOV Dn,(d8,Am) MOV Dn,(d8,Am) MOV Dn,(d16,Am) MOV Dn,(d4,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP)	imm8→Dm Dn→PSW PSW→Dm mem8(An)→Dm mem8(d8+An)→Dm mem8(d4+An)→Dm mem8(d4+SP)→Dm mem8(d16+SP)→Dm mem8(d16+SP)→Dm mem8(lOTOP+io8)→Dm mem8(abs1)→Dm mem8(abs1)→Dm mem8(abs1)→Dm Dn→mem8(Am) Dn→mem8(d8+Am) Dn→mem8(d16+Am)	 		 		4 3 3 2 4 7 3 5	2 3 2 2 2 4 2		0010	1010 Dn 1001 02 0001 01 0100 1A 0110 1A	nDm <#8. 1Dn Dm ADm ADm <d8.< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></d8.<>								
M M M M M M M M M M M M M M M M M M M	MOV Dn,PSW MOV PSW,Dm MOV (An),Dm MOV (d8,An),Dm MOV (d16,An),Dm MOV (d4,SP),Dm MOV (d16,SP),Dm MOV (d16,SP),Dm MOV (d5,SP),Dm MOV (d6,SP),Dm MOV (d6,SP),Dm MOV (d6,SP),Dm MOV Dn,(Am) MOV Dn,(Am) MOV Dn,(d16,Am) MOV Dn,(d4,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP)	Dn→PSW PSW→Dm mem8(An)→Dm mem8(d8+An)→Dm mem8(d16+An)→Dm mem8(d4+SP)→Dm mem8(d4+SP)→Dm mem8(d16+SP)→Dm mem8(IOTOP+io8)→Dm mem8(abs8)→Dm mem8(abs12)→Dm mem8(abs16)→Dm Dn→mem8(Am) Dn→mem8(d8+Am) Dn→mem8(d16+Am)	 	•			3 2 4 7 3 5	3 2 2 2 4 2		0010	1001 01 0001 01 0100 1 <i>A</i> 0110 1 <i>A</i>	IDn Dm NDm NDm <d8.< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></d8.<>								
M M M M M M M M M M M M M M M M M M M	MOV PSW,Dm MOV (An),Dm MOV (d8,An),Dm MOV (d16,An),Dm MOV (d16,An),Dm MOV (d4,SP),Dm MOV (d16,SP),Dm MOV (d08,SP),Dm MOV (d08,SP),Dm MOV (d08,SP),Dm MOV (d08,SP),Dm MOV (d08,Dm MOV (d08,Dm MOV (d08,Dm MOV (d08,Am) MOV (d08,Am) MOV (d08,Am) MOV (d08,Am) MOV Dn,(d8,Am) MOV Dn,(d16,Am) MOV Dn,(d4,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP)	$\begin{array}{ll} PSW \!\!\to\!\! Dm \\ mem8(An) \!\!\to\!\! Dm \\ mem8(d8+An) \!\!\to\!\! Dm \\ mem8(d16+An) \!\!\to\!\! Dm \\ mem8(d4+SP) \!\!\to\!\! Dm \\ mem8(d4+SP) \!\!\to\!\! Dm \\ mem8(d16+SP) \!\!\to\!\! Dm \\ mem8(lOTOP+io8) \!\!\to\!\! Dm \\ mem8(abs8) \!\!\to\!\! Dm \\ mem8(abs12) \!\!\to\!\! Dm \\ mem8(abs16) \!\!\to\!\! Dm \\ Dn \!\!\to\!\! mem8(d8+Am) \\ Dn \!\!\to\!\! mem8(d16+Am) \\ \end{array}$	 	 	 		3 2 4 7 3 5	2 2 2 4 2		0010	0001 01 0100 1 <i>A</i>	Dm ADm ADm <d8.< td=""><td>></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></d8.<>	>							
M M M M M M M M M M M M M M M M M M M	MOV (An),Dm MOV (d8,An),Dm MOV (d4,SP),Dm MOV (d4,SP),Dm MOV (d46,SP),Dm MOV (d46,SP),Dm MOV (d58,D),Dm MOV (d68,Am) MOV Dn,(d8,Am) MOV Dn,(d16,Am) MOV Dn,(d16,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP) MOV Dn,(d68,P)	$\begin{array}{l} mem8(An) \rightarrow\! Dm \\ mem8(d8+An) \rightarrow\! Dm \\ mem8(d16+An) \rightarrow\! Dm \\ mem8(d4+SP) \rightarrow\! Dm \\ mem8(d8+SP) \rightarrow\! Dm \\ mem8(d16+SP) \rightarrow\! Dm \\ mem8(IOTOP+io8) \rightarrow\! Dm \\ mem8(abs8) \rightarrow\! Dm \\ mem8(abs12) \rightarrow\! Dm \\ mem8(abs16) \rightarrow\! Dm \\ Dn \rightarrow\! mem8(dM) \\ Dn \rightarrow\! mem8(d8+Am) \\ Dn \rightarrow\! mem8(d16+Am) \\ \end{array}$	 	 	 		2 4 7 3	2 2 4 2			0100 1 <i>A</i>	NDm NDm <d8.< td=""><td>></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></d8.<>	>							
M M M M M M M M M M M M M M M M M M M	MOV (d8,An),Dm MOV (d16,An),Dm MOV (d16,An),Dm MOV (d4,SP),Dm MOV (d8,SP),Dm MOV (d08,SP),Dm MOV (d08,Dm MOV (d08,Am) MOV Dn,(d16,Am) MOV Dn,(d16,Am) MOV Dn,(d16,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP)	$\begin{array}{l} mem8(d8+An) \rightarrow\! Dm \\ mem8(d16+An) \rightarrow\! Dm \\ mem8(d4+SP) \rightarrow\! Dm \\ mem8(d8+SP) \rightarrow\! Dm \\ mem8(d16+SP) \rightarrow\! Dm \\ mem8(lOTOP+io8) \rightarrow\! Dm \\ mem8(abs8) \rightarrow\! Dm \\ mem8(abs12) \rightarrow\! Dm \\ mem8(abs16) \rightarrow\! Dm \\ Dn \rightarrow\! mem8(dM) \\ Dn \rightarrow\! mem8(d8+Am) \\ Dn \rightarrow\! mem8(d16+Am) \\ \end{array}$	 	 	 		4 7 3 5	2 4 2		_	0110 1 <i>A</i>	NDm <d8.< td=""><td>></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></d8.<>	>							
M M M M M M M M M M M M M M M M M M M	MOV (d16,An),Dm MOV (d4,SP),Dm MOV (d4,SP),Dm MOV (d6,SP),Dm MOV (d16,SP),Dm MOV (d0,SP),Dm MOV (abs12),Dm MOV (abs12),Dm MOV (abs16),Dm MOV (abs16),Dm MOV Dn,(Am) MOV Dn,(d8,Am) MOV Dn,(d16,Am) MOV Dn,(d16,AP) MOV Dn,(d6,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP)	$\begin{tabular}{lll} mem8(d16+An) \to Dm \\ mem8(d4+SP) \to Dm \\ mem8(d8+SP) \to Dm \\ mem8(d16+SP) \to Dm \\ mem8(lOTOP+io8) \to Dm \\ mem8(abs8) \to Dm \\ mem8(abs12) \to Dm \\ mem8(abs16) \to Dm \\ Dn \to mem8(Am) \\ Dn \to mem8(d16+Am) \\ Dn \to mem8(d16+Am) \\ \end{tabular}$		 	 		7 3 5	4 2		_			>							
M M M M M M M M M M M M M M M M M M M	MOV (d4,SP),Dm MOV (d8,SP),Dm MOV (d16,SP),Dm MOV (d16,SP),Dm MOV (abs12),Dm MOV (abs12),Dm MOV (abs16),Dm MOV (abs16),Dm MOV Dn,(d8,Am) MOV Dn,(d8,Am) MOV Dn,(d16,Am) MOV Dn,(d4,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP)	mem8(d4+SP)→Dm mem8(d8+SP)→Dm mem8(d16+SP)→Dm mem8(IOTOP+io8)→Dm mem8(abs8)→Dm mem8(abs12)→Dm mem8(abs16)→Dm Dn→mem8(Am) Dn→mem8(d8+Am) Dn→mem8(d16+Am)		 	 		3	2		0010	0110 14							_		
M M M M M M M M M M M M M M M M M M M	MOV (d8,SP),Dm MOV (d16,SP),Dm MOV (d08,Dm MOV (abs8),Dm MOV (abs12),Dm MOV (abs12),Dm MOV (abs16),Dm MOV Dn,(Am) MOV Dn,(d8,Am) MOV Dn,(d16,Am) MOV Dn,(d4,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP)	mem8(d8+SP)→Dm mem8(d16+SP)→Dm mem8(IOTOP+io8)→Dm mem8(abs8)→Dm mem8(abs12)→Dm mem8(abs16)→Dm Dn→mem8(Am) Dn→mem8(d8+Am) Dn→mem8(d16+Am)					5		1						>					
M M M M M M M M M M M M M M M M M M M	MOV (d16,SP),Dm MOV (io8),Dm MOV (abs8),Dm MOV (abs12),Dm MOV (abs16),Dm MOV Dn,(Am) MOV Dn,(Am) MOV Dn,(d16,Am) MOV Dn,(d4,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP)	mem8(d16+SP)→Dm mem8(IOTOP+io8)→Dm mem8(abs8)→Dm mem8(abs12)→Dm mem8(abs16)→Dm Dn→mem8(Am) Dn→mem8(d8+Am) Dn→mem8(d16+Am)						3			0110 01	Dm <d4></d4>								
M M M M M M M M M M M M M M M M M M M	MOV (io8),Dm MOV (abs8),Dm MOV (abs12),Dm MOV (abs16),Dm MOV Dn,(Am) MOV Dn,(Am) MOV Dn,(d16,Am) MOV Dn,(d4,SP) MOV Dn,(d6,SP) MOV Dn,(d16,SP) MOV Dn,(io8)	mem8(IOTOP+io8)→Dm mem8(abs8)→Dm mem8(abs12)→Dm mem8(abs16)→Dm Dn→mem8(Am) Dn→mem8(d8+Am) Dn→mem8(d16+Am)			=	\vdash	7			0010	0110 01	Dm <d8.< td=""><td>></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></d8.<>	>							
M M M M M M M M M M M M M M M M M M M	MOV (abs8),Dm MOV (abs12),Dm MOV (abs16),Dm MOV Dn,(Am) MOV Dn,(d8,Am) MOV Dn,(d16,Am) MOV Dn,(d4,SP) MOV Dn,(d6,SP) MOV Dn,(d16,SP) MOV Dn,(i08)	mem8(abs8)→Dm mem8(abs12)→Dm mem8(abs16)→Dm Dn→mem8(Am) Dn→mem8(d8+Am) Dn→mem8(d16+Am)		-				4		0010	0110 00)Dm <d16< td=""><td></td><td></td><td>></td><td></td><td></td><td></td><td></td><td></td></d16<>			>					
M M M M M M M M M M M M M M M M M M M	MOV (abs12),Dm MOV (abs16),Dm MOV Dn,(Am) MOV Dn,(d8,Am) MOV Dn,(d16,Am) MOV Dn,(d4,SP) MOV Dn,(d6,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP) MOV Dn,(i08)	mem8(abs12)→Dm mem8(abs16)→Dm Dn→mem8(Am) Dn→mem8(d8+Am) Dn→mem8(d16+Am)					4	2			0110 00	00 m olo	>							
M M M M M M M M M M M M M M M M M M M	MOV (abs16),Dm MOV Dn,(Am) MOV Dn,(d8,Am) MOV Dn,(d16,Am) MOV Dn,(d4,SP) MOV Dn,(d8,SP) MOV Dn,(d16,SP) MOV Dn,(d16,SP) MOV Dn,(i08)	mem8(abs16)→Dm Dn→mem8(Am) Dn→mem8(d8+Am) Dn→mem8(d16+Am)					4	2			0100 01	Dm <abs< td=""><td>8></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></abs<>	8>							
M M M M M M M M M M M M M M M M M M M	MOV Dn,(Am) MOV Dn,(d8,Am) MOV Dn,(d16,Am) MOV Dn,(d4,SP) MOV Dn,(d8,SP) MOV Dn,(d16,SP) MOV Dn,(i08)	Dn→mem8(dm) Dn→mem8(d8+Am) Dn→mem8(d16+Am)					5	2			0100 00	Dm <abs< td=""><td>12</td><td>></td><td></td><td></td><td></td><td></td><td></td><td></td></abs<>	12	>						
M M M M M M M M M M M M M M M M M M M	MOV Dn,(d8,Am) MOV Dn,(d16,Am) MOV Dn,(d4,SP) MOV Dn,(d8,SP) MOV Dn,(d6,SP) MOV Dn,(d16,SP) MOV Dn,(i08)	Dn→mem8(d8+Am) Dn→mem8(d16+Am)					7	4		0010	1100 00	Dm <abs< td=""><td>16</td><td></td><td>></td><td></td><td></td><td></td><td></td><td></td></abs<>	16		>					
M M M M M M M M M M M M M M M M M M M	MOV Dn,(d16,Am) MOV Dn,(d4,SP) MOV Dn,(d8,SP) MOV Dn,(d16,SP) MOV Dn,(i08)	Dn→mem8(d16+Am)	-				2	2			0101 1	aDn								
M M M M M M M M M M M M M M M M M M M	MOV Dn,(d16,Am) MOV Dn,(d4,SP) MOV Dn,(d8,SP) MOV Dn,(d16,SP) MOV Dn,(i08)	Dn→mem8(d16+Am)					4	2				aDn <d8.< td=""><td>></td><td></td><td></td><td></td><td></td><td>-</td><td></td><td></td></d8.<>	>					-		
M M M M M M M M M M M M M M M M M M M	MOV Dn,(d4,SP) MOV Dn,(d8,SP) MOV Dn,(d16,SP) MOV Dn,(io8)	` ′					7	4		0010		aDn <d16< td=""><td></td><td></td><td>></td><td></td><td></td><td></td><td></td><td></td></d16<>			>					
M M M M M M M M M M M M M M M M M M M	MOV Dn,(d8,SP) MOV Dn,(d16,SP) MOV Dn,(io8)			-			3	2		1		1Dn <d4></d4>								
M M M M M M M M M M M M M M M M M M M	MOV Dn,(d16,SP) MOV Dn,(io8)	Dn→mem8(d8+SP)			 		5	3		0010		1Dn <d8.< td=""><td>></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></d8.<>	>							
M M M M M M M M M M M M M M M M M M M	MOV Dn,(io8)	Dn→mem8(d16+SP)		<u> </u>			7	4)Dn <d16< td=""><td></td><td></td><td>></td><td></td><td></td><td></td><td></td><td></td></d16<>			>					
M M M M M M M M M M M M M M M M M M M							4	2		0010					>					
M M M M M M M M M M M M M M M M M M M		Dn→mem8(IOTOP+io8)				\vdash		2)Dn <i08< td=""><td>></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></i08<>	>							
M M M M M M M M M M M M M M M M M M M		Dn→mem8(abs8)					4					IDn <abs< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></abs<>								
M M M M M M M M M M M M M M M M M M M	MOV Dn,(abs12)	Dn→mem8(abs12)					5	2				Dn <abs< td=""><td></td><td>></td><td></td><td></td><td></td><td></td><td></td><td></td></abs<>		>						
M M MVC	MOV Dn,(abs16)	Dn→mem8(abs16)					7	4		0010		ODn <abs< td=""><td>16</td><td></td><td>></td><td></td><td></td><td></td><td></td><td></td></abs<>	16		>					
M M M M M M M M	MOV imm8,(io8)	imm8→mem8(IOTOP+io8)					6	3			0000 0	010 <i08< td=""><td>></td><td><#8.</td><td>></td><td></td><td></td><td></td><td></td><td></td></i08<>	>	<#8.	>					
M M M M M M M M M M M M M M	MOV imm8,(abs8)	imm8→mem8(abs8)					6	3			0001 0	100 <abs< td=""><td>8></td><td><#8.</td><td>></td><td></td><td></td><td></td><td></td><td></td></abs<>	8>	<#8.	>					
OVW M M M M M	MOV imm8,(abs12)	imm8→mem8(abs12)					7	3			0001 0	101 <abs< td=""><td>12</td><td>></td><td><#8.</td><td>></td><td></td><td></td><td></td><td></td></abs<>	12	>	<#8.	>				
OVW M M M M	MOV imm8,(abs16)	imm8→mem8(abs16)					9	5		0011	1101 10	001 <abs< td=""><td>16</td><td></td><td>></td><td><#8.</td><td>></td><td></td><td></td><td></td></abs<>	16		>	<#8.	>			
M M M M	MOV Dn,(HA)	Dn→mem8(HA)					2	2			1101 00)Dn								
M M M	MOVW (An),DWm	mem16(An)→DWm					2	3			1110 00)Ad								
М М	MOVW (An),Am	mem16(An)→Am					3	4		0010	1110 10)Aa								
М М	MOVW (d4,SP),DWm	mem16(d4+SP)→DWm					3	3			1110 0	11d <d4></d4>								
M	MOVW (d4,SP),Am	mem16(d4+SP)→Am					3	3				10a <d4></d4>						-		
М	MOVW (d8,SP),DWm	mem16(d8+SP)→DWm					5	4		0010		11d <d8.< td=""><td>></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></d8.<>	>							
	MOVW (d8,SP),Am	mem16(d8+SP)→Am					5	4				10a <d8.< td=""><td>></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></d8.<>	>							
IVI	MOVW (d16,SP),DWm	mem16(d16+SP)→DWm	1	-	-		7	5		_		01d <d16< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></d16<>								
				-	\vdash	Н	7	5		_					>					
	MOVW (d16,SP),Am	mem16(d16+SP)→Am	+	-						0010		00a <d16< td=""><td></td><td></td><td>></td><td></td><td></td><td></td><td></td><td></td></d16<>			>					
	MOVW (abs8),DWm	mem16(abs8)→DWm					4	3				11d <abs< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></abs<>								
	MOVW (abs8),Am	mem16(abs8)→Am					4	3				10a <abs< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></abs<>								
М	MOVW (abs16),DWm	mem16(abs16)→DWm					7	5		0010	1100 O	11d <abs< td=""><td>16</td><td></td><td>></td><td></td><td></td><td></td><td></td><td></td></abs<>	16		>					
М	MOVW (abs16),Am	mem16(abs16)→Am					7	5		0010	1100 0	10a <abs< td=""><td>16</td><td></td><td>></td><td></td><td></td><td></td><td></td><td></td></abs<>	16		>					
М	MOVW DWn,(Am)	DWn→mem16(Am)					2	3			1111 00	DaD								
М	MOVW An,(Am)	An→mem16(Am)					3	4		0010	1111 10	DaA								
М	MOVW DWn,(d4,SP)	DWn→mem16(d4+SP)					3	3			1111 0	11D <d4></d4>								
М	MOVW An,(d4,SP)	An→mem16(d4+SP)					3	3			1111 0°	10A <d4></d4>								
М	MOVW DWn,(d8,SP)	DWn→mem16(d8+SP)					5	4		0010	1111 0	11D <d8.< td=""><td>></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></d8.<>	>							
М	MOVW An,(d8,SP)	An→mem16(d8+SP)					5	4				10A <d8.< td=""><td>></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></d8.<>	>							
	MOVW DWn,(d16,SP)	DWn→mem16(d16+SP)					7	5				01D <d16< td=""><td></td><td></td><td>></td><td></td><td></td><td></td><td></td><td></td></d16<>			>					
_	MOVW An,(d16,SP)	An→mem16(d16+SP)			 		7	5		_		00A <d16< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>_</td></d16<>								_
	MOVW DWn,(abs8)	DWn→mem16(abs8)	+==	-	<u> </u>		4	3		_					>					
			+-	-	۳		_					11D <abs< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></abs<>								
—	MOVW An,(abs8)	An→mem16(abs8)					4	3		0017		10A <abs< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></abs<>								
_	MOVW DWn,(abs16)	DWn→mem16(abs16)					7	5				11D <abs< td=""><td></td><td></td><td>></td><td></td><td></td><td></td><td></td><td></td></abs<>			>					
_		An→mem16(abs16)					7	5		0010		10A <abs< td=""><td>16</td><td></td><td>></td><td></td><td></td><td></td><td></td><td></td></abs<>	16		>					
	MOVW An,(abs16)	DWn→mem16(HA)					2	3			1001 0									
M	MOVW DWn,(HA)	An→mem16(HA)					2	3			1001 0	11A								
M		sign(imm8)→DWm					4	2			0000 1	10d <#8.	>							
M	MOVW DWn,(HA)	zero(imm8)→Am					4	2			0000 1	11- 40	>							

Group	Mnemonic	SET Operation		FI	ag		Code	Cycle	Ro-	exten-					٨	/achin	e Code	,				Not
Group	winemonic	Operation	VF			ZF	Size		peat		1	2	3	4	5	6	7	8	9	10	11	INOI
	l.		1				-	-		Joiott												
	MOVW imm16,Am	imm16→Am					6	3			1101	111a	< #16			>						T
	MOVW SP,Am	SP→Am					3	3		0010	0000	100a										\top
	MOVW An,SP	An→SP					3	3		0010	0000	101A										\top
	MOVW DWn,DWm	DWn→DWm					3	3		0010	1000	00Dd										**
	MOVW DWn,Am	DWn→Am					3	3		_	0100											十
	MOVW An,DWm	An→DWm					3	3			1100											+
	MOVW An,Am	An→Am					3	3		_	0000											*2
PUSH	PUSH Dn	SP-1→SP,Dn→mem8(SP)					2	3		00.0	1111											十
	PUSH An	SP-2→SP,An→mem16(SP)	+	-	 	-	2	5			0001											+
POP	POP Dn	mem8(SP)→Dn,SP+1→SP	+				2	3			1110											+
. 01	POP An	mem16(SP)→An,SP+2→SP	+-	-	-	-	2	4			0000											+
EXT	EXT Dn,DWm	sign(Dn)→DWm			-		3	3		0010	1001											*:
							3	<u> </u>		0010	1001	0000										Т,
	manupulation instructions		_				3	2		0011	0011	DnDm										$\overline{}$
ADD	ADD Dn,Dm	Dm+Dn→Dm	•	-	-	•	_	2		0011		DnDm										*
	ADD imm4,Dm	Dm+sign(imm4)→Dm	•	•	•	•	3	_				00Dm										+
	ADD imm8,Dm	Dm+imm8→Dm	•	•	•	•	4	2				10Dm	<#8.	>								+
ADDC	ADDC Dn,Dm	Dm+Dn+CF→Dm	•	•	•	•	3	2	0	_		DnDm										+
ADDW	ADDW DWn,DWm	DWm+DWn→DWm	•	•	•	•	3	3	0		0101											*1
	ADDW DWn,Am	Am+DWn→Am	•	•	•	•	3	3	0	0010												+
	ADDW imm4,Am	Am+sign(imm4)→Am	•	•	•	•	3	2				110a										*6
	ADDW imm8,Am	Am+sign(imm8)→Am	•	•	•	•	5	3		0010	1110	110a	<#8.	>								*7
	ADDW imm16,Am	Am+imm16→Am	•	•	•	•	7	4		0010	0101	011a	< #16			>						_
	ADDW imm4,SP	SP+sign(imm4)→SP					3	2			1111	1101	<#4>									*6
	ADDW imm8,SP	SP+sign(imm8)→SP					4	2			1111	1100	<#8.	>								*7
	ADDW imm16,SP	SP+imm16→SP					7	4		0010	1111	1100	<#16			>						
	ADDW imm16,DWm	DWm+imm16→DWm	•	•	•	•	7	4		0010	0101	010d	< #16			>						
ADDUW	ADDUW Dn,Am	Am+zero(Dn)→Am	•	•	•	•	3	3	0	0010	1000	1aDn										*8
ADDSW	ADDSW Dn,Am	Am+sign(Dn)→Am	•	•	•	•	3	3	0	0010	1001	1aDn										
SUB	SUB Dn,Dm(when Dn≠Dm)	Dm-Dn→Dm	•	•	•	•	3	2	0	0010	1010	DnDm										
	SUB Dn,Dn	Dn-Dn→Dn	0	0	0	1	2	1			1000	01Dn										Т
	SUB imm8,Dm	Dm-imm8→Dm	•	•	•	•	5	3		0010	1010	DmDm	<#8.	>								T
SUBC	SUBC Dn,Dm	Dm-Dn-CF→Dm	•	•	•	•	3	2	0	0010	1011	DnDm										T
SUBW	SUBW DWn,DWm	DWm-DWn→DWm	•	•	•	•	3	3		0010	0100	00Dd										*1
	SUBW DWn,Am	Am-DWn→Am	•	•	•	•	3	3		0010	0100	10Da										\top
	SUBW imm16,DWm	DWm-imm16→DWm	•	•	•	•	7	4		0010	0100	010d	< #16			>						\top
	SUBW imm16,Am	Am-imm16→Am	•	•	•	•	7	4		0010	0100	011a	<#16			>						\top
MULU	MULU Dn,Dm	Dm*Dn→DWk	0	•	•	•	3	8			1111											*4
DIVU	DIVU Dn,DWm	DWm/Dn→DWm-IDWm-h	•	•	•	•	3	9			1110											*5
CMP	CMP Dn,Dm	Dm-DnPSW	•	•	•	•	3	2		_		DnDm										Ť
Civii	CMP imm8,Dm	Dm-imm8PSW	•		•	•	4	2		0011		00Dm	-#Q	_								+
	CMP imm8,(abs8)	mem8(abs8)-imm8PSW	•	•	•	•	6	3				0100		>	<#8.							+
		mem8(abs12)-imm8PSW	•	•	•	•	7	3								>						+
	CMP imm8,(abs12)		•		•	•	9	5		0044		0101			>	<#8.						+
CNADIA/	CMP imm8,(abs16)	mem8(abs16)-imm8PSW	+	•	Ě		<u> </u>	<u> </u>				1000	<abs< td=""><td>10</td><td></td><td>></td><td><#8.</td><td>></td><td></td><td></td><td></td><td>+</td></abs<>	10		>	<#8.	>				+
CMPW	CMPW DWn,DWm	DWm-DWnPSW	•	•	•	•	3	3		_		01Dd										*1
	CMPW DWn,Am	Am-DWnPSW	•	•	•	•	3	3		_		11Da										+
	CMPW An,Am	Am-AnPSW	•	•	•	•	3	3		_		01Aa										*2
	CMPW imm16,DWm	DWm-imm16PSW	•	•	•	•	6	3				110d				>						+
	CMPW imm16,Am	Am-imm16PSW	•	•	•	•	6	3			1101	110a	<#16			>						\perp
	anipulation instructions	T																				_
AND	AND Dn,Dm	Dm&Dn→Dm	0	•	0	•	3	2		0011	0111	DnDm										1
	AND imm8,Dm	Dm&imm8→Dm	0	•	0	•	4	2	_		0001	11Dm	<#8.	>								\perp
	AND imm8,PSW	PSW&imm8→PSW	•	•	•	•	5	3		0010	1001	0010	<#8.	>								
OR	OR Dn,Dm	DmIDn→Dm	0	•	0	•	3	2	L	0011	0110	DnDm										\perp
	OR imm8,Dm	Dmlimm8→Dm	0	•	0	•	4	2			0001	10Dm	<#8.	>								ⅎ
	OR imm8,PSW	PSWlimm8→PSW	•	•	•	•	5	3		0010	1001	0011	<#8.	>								T
XOR	XOR Dn,Dm	Dm^Dn→Dm	0	•	0	•	3	2		0011	1010	DnDm										*(
NON																						\rightarrow

*1 D=DWn, d=DWm *2 A=An, a=Am *3 d=DWm *4 D=DWk *5 D=DWm *6 #4 sign-extension *7 #8 sign-extension *8 Dn zero extension

*9 m≠n

Group	Mnemonic	Operation		FI	ag		Code	Cycle	Re-	Exten					N	/achin	e Code					Not
		·	VF	NF	CF	ZF	Size	Ť	peat	sion	1	2	3	4	5	6	7	8	9	10	11	\perp
NOT	NOT Dn	⁻ Dn→Dn=	0	•	0	•	3	2		0010	0010	10Dn										
ASR	ASR Dn	Dn.msb→temp,Dn.lsb→CF	0		•	•	3	2	0	0010	0011	10Dn										T
		Dn>>1→Dn,temp→Dn.msb	ĺ																			
LSR	LSR Dn	Dn.lsb→CF,Dn>>1→Dn	0	0	•	•	3	2	0	0010	0011	11Dn										$^{+}$
		0→Dn.msb							-													
ROR	ROR Dn	Dn.Isb→temp,Dn>>1→Dn	0	•	•	•	3	2	0	0010	0010	11Dn										+
KOK	KOK DII		ľ	_	_	•	3	-	~	0010	0010	ПОП										
D: :	1.0.1.1.0	CF→Dn.msb,temp→CF	ш																			
	oulation instructions		_	I -		_	-	-	1	0044		01										_
BSET	BSET (io8)bp	mem8(IOTOP+io8)&bpdataPSW	0	•	0	•	5	5		0011	1000	0bp.	<108	>								
		1→mem8(IOTOP+io8)bp	╙	_																		+
	BSET (abs8)bp	mem8(abs8)&bpdataPSW	0	•	0	•	4	4			1011	0bp.	<abs< td=""><td>8></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></abs<>	8>								
		1→mem8(abs8)bp	Ĺ																			
	BSET (abs16)bp	mem8(abs16)&bpdataPSW	0	•	0	•	7	6		0011	1100	0bp.	<abs< td=""><td>16</td><td></td><td>></td><td></td><td></td><td></td><td></td><td></td><td></td></abs<>	16		>						
		1→mem8(abs16)bp	ĺ																			
BCLR	BCLR (io8)bp	mem8(IOTOP+io8)&bpdataPSW	0	•	0	•	5	5		0011	1000	1bp.	<i08< td=""><td>></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>\top</td></i08<>	>								\top
	(- , - , - , - , - , - , - , - , - , -	0→mem8(IOTOP+io8)bp																				
	BCLR (abs8)bp	mem8(abs8)&bpdataPSW	0		0		4	4			1011	1bp.	-ahr	Ω ~								+
	DOEK (anso)nh		U	•	"	•	1	-			1011	πp.	<ads< td=""><td>0></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></ads<>	0>								
		0→mem8(abs8)bp	H	-	L.	_	_															+
	BCLR (abs16)bp	mem8(abs16)&bpdataPSW	0	•	0	•	7	6		0011	1100	1bp.	<abs< td=""><td>16</td><td></td><td>></td><td></td><td></td><td></td><td></td><td></td><td></td></abs<>	16		>						
		0→mem8(abs16)bp	L	_																		4
BTST	BTST imm8,Dm	Dm&imm8PSW	0	•	0	•	5	3		0010	0000	11Dm	<#8.	>								
	BTST (abs16)bp	mem8(abs16)&bpdataPSW	0	•	0	•	7	5		0011	1101	0bp.	<abs< td=""><td>16</td><td></td><td>></td><td></td><td></td><td></td><td></td><td></td><td></td></abs<>	16		>						
Branch in:	structions	-																				
Bcc	BEQ label	if(ZF=1), PC+3+d4(label)+H→PC					3	2/3			1001	000H	~d4>									*1
200	224 1000	if(ZF=0), PC+3→PC	ĺ					_, _			1001	00011	\u_1>									-
	BEQ label						4	2/3			1000	1010	-d7	ш								*2
	DEQ label	if(ZF=1), PC+4+d7(label)+H→PC					7	2/3			1000	1010	<u <="" td=""><td>П</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td> 4</td></u>	П								4
		if(ZF=0), PC+4→PC	⊢																			+
	BEQ label	if(ZF=1), PC+5+d11(label)+H→PC					5	2/3			1001	1010	<d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td>*3</td></d11<>		Н							*3
		if(ZF=0), PC+5→PC	L																			\perp
	BNE label	if(ZF=0), PC+3+d4(label)+H→PC					3	2/3			1001	001H	<d4></d4>									1
		if(ZF=1), PC+3→PC																				
	BNE label	if(ZF=0), PC+4+d7(label)+H→PC					4	2/3			1000	1011	<d7.< td=""><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>*2</td></d7.<>	Н								*2
		if(ZF=1), PC+4→PC	ĺ																			
	BNE label	if(ZF=0), PC+5+d11(label)+H→PC					5	2/3			1001	1011	<d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td>*3</td></d11<>		Н							*3
		if(ZF=1), PC+5→PC																				
	BGE label						4	2/3			1000	1000	-d7									*2
	BGE label	if((VF^NF)=0),PC+4+d7(label)+H→PC					4	2/3			1000	1000	<u <="" td=""><td>П</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td> -2</td></u>	П								-2
		if((VF^NF)=1),PC+4→PC																				
	BGE label	if((VF^NF)=0),PC+5+d11(label)+H→PC					5	2/3			1001	1000	<d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td>*3</td></d11<>		Н							*3
		if((VF^NF)=1),PC+5→PC	\perp																			\perp
	BCC label	if(CF=0),PC+4+d7(label)+H→PC					4	2/3			1000	1100	<d7.< td=""><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>*2</td></d7.<>	Н								*2
		if(CF=1), PC+4→PC																				
	BCC label	if(CF=0), PC+5+d11(label)+H→PC					5	2/3			1001	1100	<d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td>*3</td></d11<>		Н							*3
		if(CF=1), PC+5→PC																				
	BCS label	if(CF=1),PC+4+d7(label)+H→PC					4	2/3			1000	1101	-d7	н								*2
	200 10001	if(CF=0), PC+4→PC	ĺ					_, _			1000		· ·									-
	BCS label	if(CF=1), PC+5+d11(label)+H→PC	\vdash				5	2/3			1001	1101										*3
	BCS label	1 ' '' ' '					3	2/3			1001	1101	<011		⊓							3
		if(CF=0), PC+5→PC	⊢																			+
	BLT label	if((VF^NF)=1),PC+4+d7(label)+H→PC					4	2/3			1000	1110	<d7.< td=""><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>*2</td></d7.<>	Н								*2
		if((VF^NF)=0),PC+4→PC	L																			
	BLT label	if((VF^NF)=1),PC+5+d11(label)+H→PC					5	2/3			1001	1110	<d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td>*3</td></d11<>		Н							*3
		if((VF^NF)=0),PC+5→PC																				
	BLE label	if((VF^NF) ZF=1),PC+4+d7(label)+H→PC	-	-			4	2/3			1000	1111	∠d7	н								*2
	DLE IADEI			-			1	2/3			1000	1111	ζu/.	⊓								_
	DI ELL L	if((VF^NF) ZF=0),PC+4→PC	\vdash			H	_	0.5			105											-
	BLE label	if((VF^NF) ZF=1),PC+5+d11(label)+H→PC					5	2/3			1001	1111	<d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td>*3</td></d11<>		Н							*3
		if((VF^NF) ZF=0),PC+5→PC	\vdash																			\perp
	BGT label	if((VF^NF) ZF=0),PC+5+d7(label)+H→PC					5	3/4		0010	0010	0001	<d7.< td=""><td>H</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>*2</td></d7.<>	H								*2

^{*1} d4 sign-extension *2 d7 sign-extension *3 d11 sign-extension

MN101E SERIES INSTRUCTION SET

Group	Mnemonic	Operation			ag		Code	Cycle		Exten-	_	_	_				e Code		_	,-		Note
			VF	NF	CF	ZF	Size		peat	sion	1	2	3	4	5	6	7	8	9	10	11	\perp
	I	I						1		1												Lie
Bcc	BGT label	if((VF^NF) ZF=0),PC+6+d11(label)+H→PC					6	3/4		0010	0011	0001	<d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td>*3</td></d11<>		Н							*3
		if((VF^NF) ZF=1),PC+6→PC					_															+
	BHI label	if(CFIZF=0),PC+5+d7(label)+H→PC					5	3/4		0010	0010	0010	<d7.< td=""><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>*2</td></d7.<>	Н								*2
		if(CFIZF=1), PC+5→PC																				1
	BHI label	if(CFIZF=0),PC+6+d11(label)+H→PC					6	3/4		0010	0011	0010	<d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td>*3</td></d11<>		Н							*3
		if(CFIZF=1), PC+6→PC																				
	BLS label	if(CFIZF=1),PC+5+d7(label)+H→PC					5	3/4		0010	0010	0011	<d7.< td=""><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>*2</td></d7.<>	Н								*2
		if(CFIZF=0), PC+5→PC																				
	BLS label	if(CFIZF=1),PC+6+d11(label)+H→PC					6	3/4		0010	0011	0011	<d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td>*3</td></d11<>		Н							*3
		if(CFIZF=0), PC+6→PC																				
	BNC label	if(NF=0),PC+5+d7(label)+H→PC				-	5	3/4		0010	0010	0100	<d7.< td=""><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>*2</td></d7.<>	Н								*2
		if(NF=1),PC+5→PC																				
	BNC label	if(NF=0),PC+6+d11(label)+H→PC					6	3/4		0010	0011	0100	<d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td>*3</td></d11<>		Н							*3
		if(NF=1),PC+6→PC																				
	BNS label	if(NF=1),PC+5+d7(label)+H→PC					5	3/4		0010	0010	0101	<d7.< td=""><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>*2</td></d7.<>	Н								*2
		if(NF=0),PC+5→PC																				
	BNS label	if(NF=1),PC+6+d11(label)+H→PC				-	6	3/4		0010	0011	0101	<d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td>*3</td></d11<>		Н							*3
		if(NF=0),PC+6→PC																				
	BVC label	if(VF=0),PC+5+d7(label)+H→PC				_	5	3/4		0010	0010	0110	<d7.< td=""><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>*2</td></d7.<>	Н								*2
	5.0 (000)	if(VF=1),PC+5→PC					-			00.0	0010	0110	var.									-
	BVC label	if(VF=0),PC+6+d11(label)+H→PC					6	3/4		0010	0011	0110	<d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td>*3</td></d11<>		Н							*3
	DVO labor	if(VF=1),PC+6→PC				-	Ŭ	0, .		0010	0011	0110	\u11	••••	1							ľ
	BVS label	if(VF=1),PC+5+d7(label)+H→PC					5	3/4		0010	0010	0111	<d7.< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>*2</td></d7.<>									*2
	DVS label	if(VF=0),PC+5→PC					3	3/4		0010	0010	0111	<u <="" td=""><td>П</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td> 2</td></u>	П								2
	DVO I-b-I	, , , , , , , , , , , , , , , , , , ,					6	3/4		0040	0044	0444	-14.4									*3
	BVS label	if(VF=1),PC+6+d11(label)+H→PC					ь	3/4		0010	0011	0111	<d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td> 3</td></d11<>		Н							3
		if(VF=0),PC+6→PC					_															+
	BRA label	PC+3+d4(label)+H→PC					3	3				111H										*1
	BRA label	PC+4+d7(label)+H→PC					4	3					<d7.< td=""><td>Н</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>*2</td></d7.<>	Н								*2
	BRA label	PC+5+d11(label)+H→PC					5	3				1001			Н							*3
CBEQ	CBEQ imm8,Dm,label	if(Dm=imm8),PC+6+d7(label)+H→PC	•	•	•	•	6	3/4			1100	10Dm	<#8.	>	<d7.< td=""><td>Н</td><td></td><td></td><td></td><td></td><td></td><td>*2</td></d7.<>	Н						*2
		if(Dm≠imm8),PC+6→PC																				\perp
	CBEQ imm8,Dm,label	if(Dm=imm8),PC+8+d11(label)+H→PC	•	•	ullet	•	8	4/5		0010	1100	10Dm	<#8.	>	<d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td>*3</td></d11<>		Н					*3
		if(Dm≠imm8),PC+8→PC																				
	CBEQ imm8,(abs8),label	if(mem8(abs8)=imm8),PC+9+d7(label)+H→PC	•	•	•	•	9	6/7		0010	1101	1100	<abs< td=""><td>8></td><td><#8.</td><td>></td><td><d7.< td=""><td>H</td><td></td><td></td><td></td><td>*2</td></d7.<></td></abs<>	8>	<#8.	>	<d7.< td=""><td>H</td><td></td><td></td><td></td><td>*2</td></d7.<>	H				*2
		if(mem8(abs8)≠imm8),PC+9→PC																				
	CBEQ imm8,(abs8),label	if(mem8(abs8)=imm8),PC+10+d11(label)+H→PC	•	•	•	•	10	6/7		0010	1101	1101	<abs< td=""><td>8></td><td><#8.</td><td>></td><td><d11< td=""><td></td><td>Н</td><td></td><td></td><td>*3</td></d11<></td></abs<>	8>	<#8.	>	<d11< td=""><td></td><td>Н</td><td></td><td></td><td>*3</td></d11<>		Н			*3
		if(mem8(abs8)≠imm8),PC+10→PC																				
	CBEQ imm8,(abs16),label	if(mem8(abs16)=imm8),PC+11+d7(label)+H→PC	•	•	•	•	11	7/8		0011	1101	1100	<abs< td=""><td>16</td><td></td><td>></td><td><#8.</td><td>></td><td><d7.< td=""><td>Н</td><td></td><td>*2</td></d7.<></td></abs<>	16		>	<#8.	>	<d7.< td=""><td>Н</td><td></td><td>*2</td></d7.<>	Н		*2
		if(mem8(abs16)≠imm8),PC+11→PC	ľ																			
	CBEQ imm8,(abs16),label	if(mem8(abs16)=imm8),PC+12+d11(label)+H→PC	•	•	•	•	12	7/8		0011	1101	1101	<abs< td=""><td>16</td><td></td><td>></td><td><#8.</td><td>></td><td><d11< td=""><td></td><td>Н</td><td>*3</td></d11<></td></abs<>	16		>	<#8.	>	<d11< td=""><td></td><td>Н</td><td>*3</td></d11<>		Н	*3
		if(mem8(abs16)≠imm8),PC+12→PC																				
CBNE	CBNE imm8,Dm,label	if(Dm≠imm8),PC+6+d7(label)+H→PC	•	•	•	•	6	3/4			1101	10Dm	<#8.	>	<d7< td=""><td>H></td><td></td><td></td><td></td><td></td><td></td><td>*2</td></d7<>	H>						*2
		if(Dm=imm8),PC+6→PC											4									-
	CBNE imm8,Dm,label	if(Dm≠imm8),PC+8+d11(label)+H→PC	•	•	•	•	8	4/5		0010	1101	10Dm	<#8.		-d11		Н					*3
	OBITE IIIIIO,BIII,IGDOI	if(Dm=imm8),PC+8→PC	_				-			00.0	1101	100111	\no.		-aii							"
	CBNE imm8,(abs8),label	if(mem8(abs8)≠imm8),PC+9+d7(label)+H→PC		•	•	•	9	6/7		0010	1101	1110	<abs< td=""><td>Ω \</td><td>_#Ω</td><td></td><td><d7.< td=""><td>ш</td><td></td><td></td><td></td><td>*2</td></d7.<></td></abs<>	Ω \	_#Ω		<d7.< td=""><td>ш</td><td></td><td></td><td></td><td>*2</td></d7.<>	ш				*2
	ODIVE IIIIIIO,(ab30),iabei	if(mem8(abs8)=imm8),PC+9→PC	_	•	_	•	J	0,,		0010	1101	1110	\abs	0>	\#O.	>	ζur.	11				_
	ODNE : (-b-0) l-b-l		_	_		•	10	6/7		0040	4404	4444	-1		"0		-14.4					*3
	CBNE imm8,(abs8),label	if(mem8(abs8)≠imm8),PC+10+d11(label)+H→PC	•	•	•	•	10	0/1		0010	1101	1111	<abs< td=""><td>0></td><td><#0.</td><td>></td><td><011</td><td></td><td>Н</td><td></td><td></td><td> 3</td></abs<>	0>	<#0.	>	<011		Н			3
	000000	if(mem8(abs8)=imm8),PC+10→PC	_	_		_		7/0														+
	CBNE imm8,(abs16),label	if(mem8(abs16)≠imm8),PC+11+d7(label)+H→PC	•	•	•	•	11	7/8		0011	1101	1110	<abs< td=""><td>16</td><td></td><td>></td><td><#8.</td><td>></td><td><d7.< td=""><td>Н</td><td></td><td>*2</td></d7.<></td></abs<>	16		>	<#8.	>	<d7.< td=""><td>Н</td><td></td><td>*2</td></d7.<>	Н		*2
	ORVE CONTRACTOR	if(mem8(abs16)=imm8),PC+11→PC	_	_																		1
	CBNE imm8,(abs16),label	1		•	•	•	12	7/8		0011	1101	1111	<abs< td=""><td>16</td><td></td><td>></td><td><#8.</td><td>></td><td><d11< td=""><td></td><td>Н</td><td>*3</td></d11<></td></abs<>	16		>	<#8.	>	<d11< td=""><td></td><td>Н</td><td>*3</td></d11<>		Н	*3
		if(mem8(abs16)=imm8),PC+12→PC			Щ	Щ			-													1
TBZ	TBZ (abs8)bp,label	if(mem8(abs8)bp=0),PC+7+d7(label)+H→PC	0	•	0	•	7	6/7		0011	0000	0bp.	<abs< td=""><td>8></td><td><d7.< td=""><td>Н</td><td></td><td></td><td></td><td></td><td></td><td>*2</td></d7.<></td></abs<>	8>	<d7.< td=""><td>Н</td><td></td><td></td><td></td><td></td><td></td><td>*2</td></d7.<>	Н						*2
		if(mem8(abs8)bp=1),PC+7→PC																				\perp
	TBZ (abs8)bp,label	if(mem8(abs8)bp=0),PC+8+d11(label)+H→PC	0	•	0	•	8	6/7		0011	0000	1bp.	<abs< td=""><td>8></td><td><d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td>*3</td></d11<></td></abs<>	8>	<d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td>*3</td></d11<>		Н					*3
	1	if(mem8(abs8)bp=1),PC+8→PC	l	ĺ					1	1												

^{*1} d4 sign-extension *2 d7 sign-extension *3 d11 sign-extension

	SERIES INSTRUCTION			,				_	1_	Fut							_					
Group	Mnemonic	Operation	VF		ag CF	ZF	Code Size	Cycle	Re- peat	Exten- sion	1	2	3	4	5	/achir	ne Code 7	e 8	9	10	11	Note
			1	1	1	<u> </u>		_	Г	SIGIT												
TBZ	TBZ (io8)bp,label	if(mem8(IOTOP+io8)bp=0),PC+7+d7(label)+H→PC	0	•	0	•	7	6/7		0011	0100	0bp.	<i08< td=""><td>></td><td><d7.< td=""><td>Н</td><td></td><td></td><td></td><td></td><td></td><td>*1</td></d7.<></td></i08<>	>	<d7.< td=""><td>Н</td><td></td><td></td><td></td><td></td><td></td><td>*1</td></d7.<>	Н						*1
		if(mem8(IOTOP+io8)bp=1),PC+7→PC																				1
	TBZ (io8)bp,label	if(mem8(IOTOP+io8)bp=0),PC+8+d11(label)+H->PC	0	•	0	•	8	6/7		0011	0100	1bp.	<i08< td=""><td>></td><td><d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td>*2</td></d11<></td></i08<>	>	<d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td>*2</td></d11<>		Н					*2
		if(mem8(IOTOP+io8)bp=1),PC+8→PC				_			-													+-
	TBZ (abs16)bp,label	if(mem8(abs16)bp=0),PC+9+d7(label)+H→PC	0	•	0	•	9	7/8		0011	1110	0bp.	<abs< td=""><td>16</td><td></td><td>></td><td><d7.< td=""><td>Н</td><td></td><td></td><td></td><td>*1</td></d7.<></td></abs<>	16		>	<d7.< td=""><td>Н</td><td></td><td></td><td></td><td>*1</td></d7.<>	Н				*1
	TD7 (-b-40)b- l-b-1	if(mem8(abs16)bp=1),PC+9→PC	0	L	0	•	10	7/8	-	0011	4440	1hn	-oho	10			<d11< td=""><td></td><td>H</td><td></td><td></td><td>*2</td></d11<>		H			*2
	TBZ (abs16)bp,label	if(mem8(abs16)bp=0),PC+10+d11(label)+H→PC if(mem8(abs16)bp=1),PC+10→PC	0	•	١	•	10	//0		0011	1110	пр.	<abs< td=""><td>10</td><td></td><td>></td><td><011</td><td></td><td>П</td><td></td><td></td><td> 2</td></abs<>	10		>	<011		П			2
TBNZ	TBNZ (abs8)bp,label	if(mem8(abs8)bp=1),PC+7+d7(label)+H→PC	0	•	0	•	7	6/7		0011	0001	Ohn	<ahs< td=""><td>8 ></td><td><d7.< td=""><td>Н</td><td></td><td></td><td></td><td></td><td></td><td>*1</td></d7.<></td></ahs<>	8 >	<d7.< td=""><td>Н</td><td></td><td></td><td></td><td></td><td></td><td>*1</td></d7.<>	Н						*1
	1 Bitz (abbojop,iaboi	if(mem8(abs8)bp=0),PC+7→PC	ľ		ľ	ľ		-			0001	оор.	~abo	0>	ναι.							Ι΄
	TBNZ (abs8)bp,label	if(mem8(abs8)bp=1),PC+8+d11(label)+H→PC	0	•	0	•	8	6/7		0011	0001	1bp.	<abs< td=""><td>8></td><td><d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td>*2</td></d11<></td></abs<>	8>	<d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td>*2</td></d11<>		Н					*2
		if(mem8(abs8)bp=0),PC+8→PC										·										
	TBNZ (io8)bp,label	if(mem8(io)bp=1),PC+7+d7(label)+H→PC	0	•	0	•	7	6/7		0011	0101	0bp.	<i08< td=""><td>></td><td><d7.< td=""><td>Н</td><td></td><td></td><td></td><td></td><td></td><td>*1</td></d7.<></td></i08<>	>	<d7.< td=""><td>Н</td><td></td><td></td><td></td><td></td><td></td><td>*1</td></d7.<>	Н						*1
		if(mem8(io)bp=0),PC+7→PC																				
	TBNZ (io8)bp,label	if(mem8(io)bp=1),PC+8+d11(label)+H→PC	0	•	0	•	8	6/7		0011	0101	1bp.	<i08< td=""><td>></td><td><d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td>*2</td></d11<></td></i08<>	>	<d11< td=""><td></td><td>Н</td><td></td><td></td><td></td><td></td><td>*2</td></d11<>		Н					*2
		if(mem8(io)bp=0),PC+8→PC																				
	TBNZ (abs16)bp,label	if(mem8(abs16)bp=1),PC+9+d7(label)+H→PC	0	•	0	•	9	7/8		0011	1111	0bp.	<abs< td=""><td>16</td><td></td><td>></td><td><d7.< td=""><td>Н</td><td></td><td></td><td></td><td>*1</td></d7.<></td></abs<>	16		>	<d7.< td=""><td>Н</td><td></td><td></td><td></td><td>*1</td></d7.<>	Н				*1
		if(mem8(abs16)bp=0),PC+9→PC																				
	TBNZ (abs16)bp,label	if(mem8(abs16)bp=1),PC+10+d11(label)+H→PC	0	•	0	•	10	7/8		0011	1111	1bp.	<abs< td=""><td>16</td><td></td><td>></td><td><d11< td=""><td></td><td>Н</td><td></td><td></td><td>*2</td></d11<></td></abs<>	16		>	<d11< td=""><td></td><td>Н</td><td></td><td></td><td>*2</td></d11<>		Н			*2
<u> </u>		if(mem8(abs16)bp=0),PC+10→PC																				1
JMP	JMP (An)	0→PC.17-16,An→PC.15-0,0→PC.H					3	4			0001											+5
	JMP label	abs18(label)+H→PC					7	5 6	-						p15~		n1F	0 -				*5 *6*
JSR	JMP label JSR (An)	abs20(label)+H→PC SP-3→SP,(PC+3).bp7-0→mem8(SP)					3	7	\vdash		1101 0001		0008	IDDD	H <abs< td=""><td>20.0</td><td>p15~</td><td>0></td><td></td><td></td><td></td><td>+</td></abs<>	20.0	p15~	0>				+
JOIN	JOIN (AII)	(PC+3).bp15-8→mem8(SP+1)						ļ '		0010	0001	UUAI										
		(PC+3).H→mem8(SP+2).bp7,																				
		0→mem8(SP+2).bp6-4,																				
		(PC+3).bp19-16→mem8(SP+2).bp3-0 0→PC.bp19-16																				
		An→PC.bp15-0,0→PC.H																				
	JSR label	SP-3→SP,(PC+5).bp7-0→mem8(SP)					5	6			0001	000H	<d12< td=""><td></td><td>></td><td></td><td></td><td></td><td></td><td></td><td></td><td>*3</td></d12<>		>							*3
		(PC+5).bp15-8→mem8(SP+1)																				
		(PC+5).H→mem8(SP+2).bp7,																				
		0→mem8(SP+2).bp6-4,																				
		(PC+5).bp19-16→mem8(SP+2).bp3-0																				
		PC+5+d12(label)+H→PC																				
	JSR label	SP-3->SP,(PC+6).bp7-0-mem8(SP)					6	7			0001	001H	<d16< td=""><td></td><td></td><td>></td><td></td><td></td><td></td><td></td><td></td><td>*4</td></d16<>			>						*4
		(PC+6).bp15-8→mem8(SP+1)																				
		(PC+6).H→mem8(SP+2).bp7,																				
		0→mem8(SP+2).bp6-4,																				
		(PC+6).bp19-16→mem8(SP+2).bp3-0																				
		PC+6+d16(label)+H→PC			_		_		-							_						+
	JSR label	SP-3->SP,(PC+7).bp7-0-mem8(SP)					7	8		0011	1001	1aaH	<abs< td=""><td>18.b</td><td>p15~</td><td>0></td><td></td><td></td><td></td><td></td><td></td><td>*5</td></abs<>	18.b	p15~	0>						*5
		(PC+7).bp15-8→mem8(SP+1)																				
		(PC+7).H→mem8(SP+2).bp7,																				
		0→mem8(SP+2).bp6-4, (PC+7).bp19-16→mem8(SP+2).bp3-0																				
		abs18(label)+H→PC																				
	JSR label	SP-3→SP,(PC+7).bp7-0→mem8(SP)					9	9		0011	1101	1011	000B	bbbH	-I <abs< td=""><td>20.b</td><td>p15~</td><td>0></td><td></td><td></td><td></td><td>*6</td></abs<>	20.b	p15~	0>				*6
		(PC+7).bp15-8→mem8(SP+1)																				*7
		(PC+7).H→mem8(SP+2).bp7,																				
		0→mem8(SP+2).bp6-4,																				
		(PC+7).bp19-16→mem8(SP+2).bp3-0																				
		abs20(label)+H→PC																				
	JSRV (tbl4)	SP-3->SP,(PC+3).bp7-0->mem8(SP)					3	9			1111	1110	<t4></t4>									
		(PC+3).bp15-8→mem8(SP+1)																				
		(PC+3).H→mem8(SP+2).bp7																				
		0→mem8(SP+2).bp6-4,																				
		(PC+3).bp19-16→mem8(SP+2).bp3-0																				
		mem8(x'004080+tbl4<<2)→PC.bp7-0																				
		mem8(x'004080+tbl4<<2+1)→PC.bp15-8																				
		mem8(x'004080+tbl4<<2+2).bp7→PC.H																				
		mem8(x'004080+tbl4<<2+2).bp3-0→																				
	1		1	1		1		1	1	1												1
		PC.bp19-16	L		L				L													

^{*1} d7 sign-extension *2 d11 sign-extension *3 d12 sign-extension *4 d16 sign-extension *5 aa=abs18.17 - 16 *6 B=abs20.19 *7 bbb=abs20.18 - 16

MANIAOAE	CEDIEC	INICTOLIC	TION SET

Group	Mnemonic	Operation			lag		Cod	leCyc		Exten-					N	1achin	e Code	е				Not
			VF	NF	CF	ZF	Siz	e ·	pea	t sion	1	2	3	4	5	6	7	8	9	10	11	
		_		_	_	_																_
RTS	RTS	mem8(SP)→(PC).bp7-0					2	7			0000	0001										
		mem8(SP+1)→(PC).bp15-8																				
		mem8(SP+2).bp7→(PC).H																				
		mem8(SP+2).bp3-0→(PC).bp19-16																				
		SP+3→SP																				
RTI	RTI	mem8(SP)→PSW	•	•	•	•	2	11			0000	0011										Т
		mem8(SP+1)→(PC).bp7-0																				
		mem8(SP+2)→(PC).bp15-8																				
		mem8(SP+3).bp7→(PC).H																				
		mem8(SP+3).bp3-0→(PC).bp19-16																				
		mem8(SP+4)→HA-I																				
		mem8(SP+5)→HA-h																				
		SP+6→SP																				
Contorl in	nstructions	<u>.</u>																				
REP	REP imm3	imm3-1→RPC					3	2		0010	0001	1rep										**
BE	BE	PSW & x'3F'→PSW					3	3		0010	0010	0000										Ι
BD	BD	PSW x'c0'→PSW					3	3		0010	0011	0000										

*1 no repeat whn imm3=0, (rep: imm3-1)



Other than the instruction of MN101E Series,the assembler of this Series has the following instructions as macro instructions.

The assembler will interpret the macro instructions below as the assembler instructions.

macro in	structions	replaced	instructions	remarks
INC	Dn	ADD	1,Dn	
DEC	Dn	ADD	-1,Dn	
INC	An	ADDW	1,An	
DEC	An	ADDW	-1,An	
INC2	An	ADDW	2,An	
DEC2	An	ADDW	-2,An	
CLR	Dn	SUB	Dn,Dm	n=m
ASL	Dn	ADD	Dn,Dm	n=m
LSL	Dn	ADD	Dn,Dm	n=m
ROL	Dn	ADDC	Dn,Dm	n=m
NEG	Dn	NOT	Dn	
		ADD	1,Dn	
NOPL		MOVW	DWn,DWm	n=m
MOV	(SP),Dn	MOV	(0,SP),Dn	
MOV	Dn,(SP)	MOV	Dn,(0,SP)	
MOVW	(SP),DWn	MOVW	(0,SP),DWn	
MOVW	DWn,(SP)	MOVW	DWn,(0,SP)	
MOVW	(SP),An	MOVW	(0,SP),An	
MOVW	An,(SP)	MOVW	An,(0,SP)	

Ver3.3(2002.01.31)

18.12Instruction Map

MN101E SERIES INSTRUCTION MAP

st nibbl	e\2nd nilbbl 0	le 1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	NOP	RTS	MOV #8,(io8)	RTI	CMP #8,(abs8)	CMP #8,(abs8)/(abs12) POP An			ADD #8,Dm				MOVW	#8,DWm	MOVW	#8,Am
1	JSR d1:	2(label)	JSR d1	6(label)	MOV #8,(abs	8)/(abs12)	PUSH A	n	OR #8,I	Om			AND #8,Dm			
2	When the exension code is b'oo10'															
3	When th	ne exten	sion cod	e is b'00)11'											
4	MOV (a	bs12),D	m		MOV (ab	s8),Dm	1		MOV (A	n),Dm						
5	MOV D	n,(abs12	?)		MOV Dn	,(abs8)			MOV D	n,(Am)						
6	MOV (id	08),Dm			MOV (d4,SP),Dm MOV (d					MOV (d8,An),Dm						
7	MOV D	n,(io8)			MOV Dn	,(d4,SF	')		MOV D	n,(d8,An	ገ)					
8	ADD #4	,Dm			SUB Dn,	Dn			BGE d7	BRA d7	BEQ d7	BNE d7	BCC d7	BCS d7	BLT d7	BLE d7
9	BEQ d4	ļ	BNE d4		MOVW DV	Vn,(HA)	MOVW A	An,(HA)	BGE d11	BRA d11	BEQ d11	BNE d11	BCC d11	BCS d11	BLT d11	BLE d11
Α	MOV D	n,Dm / N	10V #8,I	Om												
В	BSET (a	abs8)bp							BCLR (abs8)bp						
С	CMP #8	3,Dm			MOVW (abs8),Am MOVW (abs8),DWn				CBEQ #8,Dm,d7				CMPW #	16,DWm	MOVW #	‡16,DWm
D	MOV D	n,(HA)		MOVW An,(abs8) MOVW DWn,(abs8					CBNE #8,Dm,d7				CMPW #16,Am MOVW #16,Am			
Ε	MOVW	OVW (An),DWm MOVW (d4,SP),Am MOVW (d4,SP),DWm						n POP Dn ADDW #4,Am BRA d4								
F	MOVW	DWn,(A	m)		MOVW An,	(d4,SP)	MOVW DW	n,(d4,SP)	PUSH [On			ADDW #8,SP	ADDW #4,SP	JSRV (tbl4)	

Extension	code:	b'0010'
Ond nible	ماند است	hla

	Code: b \3rd nibble															
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	MOVW An,Am CMPW An,Am						MOVW SP,Am MOVW An,SP BTST #8,Dm									
1	JMP (A0)	JSR (A0)	JMP (A1)	JSR (A1)	MOV P	SW,Dm			REP#3				•			
2	BE	BGT d7	BHI d7	BLS d7	BNC d7	BNS d7	BVC d7	BVS d7	NOT Dn				ROR Di	า		
3	BD	BGT d11	BHI d11	BLS d11	BNC d11	BNS d11	BVC d11	BVS d11	ASR Dn				LSR Dn	ı		
4	SUBW	DWn,DV	Vm		SUBW #	16,DWm	SUBW	#16,Am	SUBW [)Wn,Am	1		MOVW	DWn,An	n	
5	ADDW	DWn,DV	Vm		ADDW #	16,DWm	ADDW	#16,Am	ADDW [)Wn,An	1		CMPW	DWn,An	n	
6	MOV (d16,SP),Dm MOV (d8,SP),Dm						MOV (d1	16,An),[)m							
7	MOV D	n,(d16,S	P)		MOV D	n,(d8,SF	')		MOV Dr	,(d16,A	m)					
8	MOVW I	DWn,DW	m (NOPL	@n=m)	CMPW	DWn,D\	٧m		ADDUW Dn,Am							
9	EXT Dn	,DWm	AND #8,PSW	OR #8,PSW	MOV D	n,PSW			ADDSW	Dn,Am						
Α	SUB Dr	n,Dm / S	UB #8,D	m												
В	SUBC [On,Dm														
С	C MOV (abs16),Dm MOVW (abs16),Am MOVW (abs16),DWm CBEQ #8,Dm,d12 MOVW An,DWm				n											
D	MOV D	n,(abs16	6)		MOVW A	n,(abs16)	MOVW D	Wn,(abs16)	CBNE #	8,Dm,d	12		CBEQ #8,(al	bs8),d7/d11	CBNE #8,(abs8	3),d7/d11
Е	MOVW (d	16,SP),Am	MOVW (d1	6,SP),DWm	MOVW (c	l8,SP),Am	MOVW (d8	B,SP),DWm	MOVW ((An),Am			ADDW	#8,Am	DIVU	
F	MOVW Ar	n,(d16,SP)	MOVW DV	/n,(d16,SP)	MOVW A	n,(d8,SP)	MOVW D	Wn,(d8,SP)	MOVW	An,(Am)			ADDW #16,SP		MULU	

Extension code: b'0011'
2nd nibble\ 3rd nibble

a moon	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	TBZ (at	os8)bp,d7							TBZ (abs8)bp,d11							
1	TBNZ (a	abs8)bp,c	17						TBNZ (abs8)bp,d11							
2	CMP Dn,Dm															
3	ADD Dn,Dm															
4	TBZ (io	TBZ (io8)bp,d7								B)bp,d11						
5	TBNZ (i	io8)bp,d7							TBNZ (i	o8)bp,d1	1					
6	OR Dn,Dm															
7	AND Dr	n,Dm														
8	BSET (i	io8)bp							BCLR (i	o8)bp						
9	JMP ab	s18(label)						JSR abs18(label)							
Α	XOR Di	n,Dm / XC	DR #8,0	Om												
В	ADDC [Dn,Dm														
С	BSET (abs16)bp							BCLR (a	abs16)bp)						
D	BTST (abs16)bp						omp #8,(abs16) mov #8,(abs16) JNIP abs20(label) JSR abs20(label) CBEQ #8,(abs16),d7/11 CBNE #8,(abs16),d7/11									
Е	TBZ (abs16)bp,d7								TBZ (abs16)bp,d11							
F	TBNZ (a	abs16)bp	,d7						TBNZ (a	abs16)bp	,d11					
									1							

Ver2.1(2001.03.26)

Record of Changes

The following shows the changes in the publication of "MN101E29G/F29G LSI User's Manual" (From 1st Edition 4th Printing dated in January, 2008 to the 2nd Edition 1st Printing dated in March, 2012.)

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
I-2	16	Error correction	High speed mode has the normal mode which is based on 2-cycle clock (<u>fosc/</u> 2) and the double speed mode which is based on <u>the same cycle clock with fosc</u> .	High speed mode has the normal mode which is based on 2-cycle clock (fpll/2) and the double speed mode which is based on the not-devided clock with fpll.
I-4,5		Specificatio n addition	-	Add the description as (Peripheral function group interrupt)
From I-5 to the last		Error correction	fosc	<u>fpll</u>
I-6	Timer 3	Error correction	16bit cascade connected (timer2, 3), 32-bit cascade connected (timer0, 1, 2, 3)	16bit cascade connected (timer2), 32-bit cascade connected (timer0, 1, 2)
I-8	2 from the bottom	Error correction	Port <u>4</u> outputs the latched data, on the event timing of the synchronous output signal of timer	Port 8 outputs the latched data, on the event timing of the synchronous output signal of timer
I-11	10	Error correction	Serial4 -7-bit or 10-bit of slave address can be set.	Serial4 -7-bit of slave address can be set.
	1 from the bottom	Error correction	1/4 duty, <u>1/4</u> bias	1/4 duty, <u>1/3</u> bias
I-12	9-12	Description change	VDD, VLC1, VLC2, VLC3	V_{DD5} , V_{LC1} , V_{LC2} , V_{LC3}
	16	Error correction	Port -I/O ports LCD driver for segment : <u>54</u> pins	Port -I/O ports LCD driver for segment : <u>55</u> pins
I-13	Figure 1.3.1	Description change	VDD (1.8 capacity)	VDD18 (1.8 capacity)
I-18	V_{DD5}	Description change	Apply 2.2 V to 5.5 V to \underline{V}_{DD} and 0 V to V_{SS} .	Apply 2.2 V to 5.5 V to $\underline{V_{DD5}}$ and 0 V to V_{SS} .
	V _{DD18}	Description change	V _{DD} (Capacity 1.8V)	V _{DD18} (Capacity 1.8V)
	XI, XO	Description change	Other Function =	Other Function P90, P91
	NRST	Error correction	NO 19	NO 12
	NRST	Error correction	This pin resets the chip when power is turned on, is allocated as P27 and contains an internal pull-up resistor (Type. $30~\mathrm{k}\Omega$)	This pin resets the chip when power is turned on, is allocated as P27 and contains an internal pull-up resistor (Type. $\underline{50}$ k Ω)
I-19	P27	Error correction	NO 19	NO 12
I- 20,21		Error correction	COMS push-pull	CMOS push-pull

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
I-22	BUZZERx NBUZZERx	Error correction	P1OMD and <u>PA5MD</u>	P1OMD and P5OMD
I-23	V _{REF+}	Error correction	Normally, tha values of $V_{REF+} = V_{DD}$ is used.	The values of 2.0 V \leq V _{REF+} \leq V _{DD5} is used.
I-25	V _{LC1}	Description change	V _{LC1} =V _{DD}	V _{LC1} =V _{DD5}
I-26	SEGx	Description change	Comect to the segment pins of the <u>LCD</u> panel.	Comect to the segment pins of the <u>LCD</u> display panel.
I-27	DMOD	Description change	Set always to V _{DD} .	Set always to V _{DD5} .
I-29	From 1.5.1 to the last page	Error correction	V _{DD}	V _{DD5}
	1.5.1	Description change	Parameter Symbol Rating Unit	Viss-0 V Parameter Symbol Rating Unit
	*3	Description change	V <u>DD18</u> V <u>DD5</u>	V _{DD18} V _{DD5}
	*4	Description change	The absolute maximum ratings are the limit values beyond which the LSI may be damaged and proper operation is not assured.	The absolute maximum ratings are the limit values beyond which the LSI may be damaged.
I-31	Table	Error correction	Crystal Oscillator [NORMAL mode: <u>fs=fosc/2</u>] Crystal Oscillator [Slow mode: <u>fs=fx/2</u>]	Crystal Oscillator [NORMAL mode] Crystal Oscillator [Slow mode]
	Figure 1.5.1	Description addition	OSC1	OSC1 Kall Rf10
	Figure 1.5.2	Description addition	XI Rt20	XI fxtal2
I-32	Table	Error correction	Parameter Symbol Conditions Parimg Unit	Parameter Symbol Condition Mile V Vision V V Vision V V V V V V V V V

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
I-34	1	Description deletion	The below current is a targeted specification. Please contact us for the latest specification.	-
	Table	Description change	-	Change the each characteristics and add conents 6
	*8	Description deletion	Measured under conditions without load, Ta=25°C. (pull-up / pull-down resistors are unconnected.)	Measured under conditions without load. (pull-up / pull-down resistors are unconnected.)
I-35	Parameter 11,12,17,18	Description Change	Input high voltage_1 Input low voltage 1 Input high voltage_2 Input low voltage_2	Input high voltage Input low voltage Input high voltage Input low voltage
	Parameter 19	Error correction	<u>+5</u>	<u>+2</u>
	Parameter 21	Error correction	V _{IN} = <u>V_{SS}</u>	$V_{IN} = V_{DD5}$
I-36	Parameter 30,31	Description change	Input high voltage <u>1</u> Input low voltage <u>1</u>	Input high voltage Input low voltage
	Parameter 37	Error correction	LED output <u>OFF</u>	LED output <u>ON</u>
I-37	Parameter 41	Description deletion	41 : Input leak current	-
	Parameter 38,39,40,41	Description addition	Condition =	Condition Figure:1.5.5
	Parameter 43,44,45,46	Description change	-	Parameter 43,44,45,46 changed.
I-38	Figure 1.5.5	Description change	V _{DD}	V _{DD5}
I-39	Table	Error correction	2 None-linearity error 1	Parameters Agreement Agr
	*12	Description deletion	T_{AD} is A/D conversion clock cycle. The values of 2 to 5 are guaranteed on the condition that $V_{DD5}=V_{ref+}=5$ V, $V_{SS}=0$ V. Note) The voltage difference between V_{ref+} and V_{SS} should be set to more than 2 V.	T_{AD} is A/D conversion clock cycle. The values of 2 to 5 are guaranteed on the condition that $V_{DD5} = V_{ref+} = 5$ V, $V_{SS} = 0$ V.
	Note	Description addition	-	The reference voltage input V_{ref+} pin uses value of 2.0 V \leq $V_{ref+} \leq$ V_{DD5} . When input voltage is $V_{ref+} <$ 2.0 V, there
I-41	1.5.8	Specificatio n addtion	-	1.5.8 Flash EEPROM Programmig Condition

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
I-44	1	Description change	V _{DD}	V _{DD5}
	2	Description change	V <u>DD</u>	V _{DD5}
	5	Description addition	-	-V _{ref+} Pin Connection
I-45	Table1.7.1	Error correction	-	Table 1.7.1 is changed
I-46	First Note	Description addition	-	Oscillation between E29 series and E30 series which is added audio function to E29 is different.
	Table1.7.2	Description addition	-	Table 1.7.2 added.
	Second & Third Note	Description change	-	Second and Third Note moved from I-45 of Former Edition.
I-50	The last line	Description addition	-	[In using auto reset] - Microcontroller Power On in using Auto Reset (V _{DD5} =5V) Fig.1.7.8 Microcontroller Power On in using Auto Reset (V _{DD5} =5V)
II-4	Table 2.1.3	Description addition	-	AUCTR
		Error correction	CPUM R/W *1	CPUM R/W
	3	Error correction	*1 a part of bit is for read only	=
II-8	PSW	Description addition	bp 7 Flag BKD At reset 0	bp 7 Flag BKD At reset 0 Access R/W
II-9	Square	Description change	-Maskable Interrupt Enalbe (MIE) <u>A '1'</u> enables maskable interrupts; <u>a '0'</u> disables all maskable interrupts	-Maskable Interrupt Enalbe (MIE) The setting the flag to "1" enables maskable interrupts; the setting to "0" disables all maskable interrupts
II-10	Second Note	Description addition	-	Make mascable interrutp enable flag (MIE) of processore status word (PSW) of prohibited all mascable interrupts
II-12	First Key	Description addition	This LSI is designed for 8-bit data access. It is possible to tranfer data in 16-bit increments with odd or all even addresses.	This LSI is designed for 8-bit data access. When 16-bit data access is carried out, 8-bit data access is performed twice from the lower address. It is possible to tranfer data in 16-bit increments with odd or all even addresses.
II-15	Note	Description deletion	Fix the MMOD pin always to "L" or "H" level. Do not change the settings of this pin also after reset release.	Fix the MMOD pin always to "L" level. Do not change the settings of this pin also after reset release.
II-24	1	Description change	The MN101E series locates the special function registers	This LSI locates the special function registers
	Figure: 2.2.5	Error correction	SC4TICR	SC4ICR

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
II-28	RCPSR	Error correction	110:Address pointer 6 (RC6AP (L/M/H))	110:Address pointer 6 (RC6AP (L/M/H)) 111:Setting Prohibited
II-29	First Note	Description addition	-	ROM correction address is set for 4th or later command from command that enable the ROM correction control.
	Second Note	Description addition	-	Always set "0" to the bp denoted by asterisk.
II-30	Second Note	Description addition	-	ROM correction address is set for 4th or later command from command that enable the ROM correction control.
II-34	18	Description change	After the main program is started, the instruciton fetched address and the set address to ROM	After 4th or later command from command that enable the ROM correction control, the instruciton fetched address and the set address to ROM
II-37	Third Note	Description addition	-	Alway set IRWE flag of memory control register (MEMCTR) to "0"
	Fourth Note	Description addition	-	External expansion memory function does not guarantee AC timing. When using this function, refer to [Chapter 17 AC Timing Variable] and recommend the AC timing to be filled.
	Fifth Note	Description addition	-	If accessing the external expansion memory area, execute with 5 MHz or less of access rate.
II-38	First Note	Description change	Key In the memory expansion mode, unused	Note In the memory expansion mode, unused
II-39	First Note	Description change	Key During single-chip mode, do not set the	Note During single-chip mode, do not set the
II-42	1	Change	This LSI has three sets of system clock oscillator (high speed oscillation, multiplied high speed oscillation, low speed oscillation) for two CPU operating modes (NORMAL and SLOW),	This LSI has two sets of system clock (fs) oscillator (high speed oscillation, low speed oscillation) and PLL circuit to multiply high speed oscillation, for three CPU operating modes (NORMAL, PLL and SLOW),
II-43	2	Description change	The CPU stops operating. But both of the oscillators remain operational in HALTO and only the high-frequency oscillator stops operating in HALT1. An interrupt returns the CPU to the previous CPU operating mode that is, to NORMAL from HALTO or to SLOW from HALT1 or to PLL from HALT2.	The CPU stops operation. The oscillator or PLL are operating. An interrupt allows the CPU to operate. The high and low-frequency oscillators operate in HALTO. When an interrupt occurs, HALTO enters into the normal operation state (NORMAL) Both of the oscillators and PLL operate in HALT2. When an interrupt occurs, HALT2 enters into PLL modes.
	18	Description change	The PLL-IDLE allows time for the multiplied high-frequency oscillator to stabilize when the software is changing from NORMAL to PLL mode.	The PLL-IDLE allows time for the clock from PLL to stabilize when the software is changing from NORMAL to PLL mode.
	23	Description addition	This LSI has two system clock oscillation circuits. OSC is for high-frequency operation (NORMAL mode) and	This LSI has three system clock oscillation circuits. OSC or PLL is for high-frequency operation (NORMAL, PLL mode) and

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
11-44	Second Note	Description change	In idle state, the clock of the oscillator for	In <u>OSC-IDLE</u> state, the clock of the oscillator for
	Third Note	Description addition	-	When operated with the system clock (fs) > 10 MHz by using PLL mode, set bp2 of the XSEL register beforehand
II-45		Description deletion	-	Page II-42 of the former edition deleted.
	Figure 2.5.2	Description change	Operation mode HALT0 OSCI/OSCO Oscillation System clock OSCI	Operation mode HALT0 (HALT2) OSCI/OSCO Oscillation(PLL Oscillation) System clock OSCI(PLL)
	3	Description change	If the return factor is a maskable Clear the interrupt request flag	Clear the interrupt request flag If the return factor is a maskable
II-46	First Note	Error correction	Do not set STANDBY function (STOP, HALT, OSC1 and OSC2 flags) and clock swiching function (OSCDBL, OSCSEL1 and OSCSEL2 flags) at the same time.	Do not set STANDBY function (STOP, HALT, OSC1 and OSC2 flags) and clock swiching function (OSCDBL, OSCSEL1 and OSCSEL0 flags) at the same time.
	Second Key	Description addition	to clear interrupt request flag by software.	to clear interrupt request flag by soft- ware. After clear interrupt request flag, must clear the IRWE flag.
	Second Note	Description addition	=	The STOP, the HALT, the OSC1 or the OSC0 flags of the CPUM mode control
II-47	1	Error correction	This LSI has two CPU operating modes, NORMAL and SLOW.	This LSI has three CPU operating modes, NORMAL, PLL and SLOW.
	First Note	Description addition	-	We recommend selecting the oscillation stabilization time of slow oscillation after consulting with oscillator manufacturers.
	Third Note	Description addition	-	When SLOW mode, don't operate the peripheral circuits by a hihg-speed oscillation. A high-speed oscillation has stopped at the SLOW mode.
II-48	1	Error correction	This LSI has two PLL operating modes, NOR-MAL and PLL.	This LSI has three CPU operating modes, NORMAL, PLL and SLOW.
	Program 1 line 2	Description addition	Program 1 BCLR (PLLCNT) 1	Program 1 BSET (XSEL)2 ; Built-in ROM accsess method setting BCLR (PLLCNT) 1
	First Note	Description addition	-	When operated with the system clock (fs) > 10 MHz by using PLL mode, set bp2 of the XSEL register beforehand
	Program 3 line 2	Error correction	Program 3 MOV x' <u>03</u> ', D0 ; A loop	Program 3 MOV x' <u>43'</u> , D0 ; A loop
	Second Note	Description addition	-	Necessary time for steady operation of PLL is 100 μs. The stabilization waiting time is inserted by software.
	Third Note	Description addition	-	Do neither multiplication setting of PLL nor oscilattion start of PLL at the same time.

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
II-49	Figure 2.5.3	Error correction	NORMAL/ SLOW mode Disable all interrupts Clear MIE flag in the PSW and all interrupt enable flags (xxx IE) in the maskable interrupt control register. Enable interrupt which triggers return Set the xxx IE of the return factor, and set MIE flag in the PSW. Set HALT/STOP mode HALT/STOP mode With risp good uning 3TPP clear counter.	NORMAL/ SLOW mode Enable interrupt which inggers return Disable: all interrupts Clear ME flag in the PSW and all interrupt enable flags (xxx (E) in the maskable interrupt control register. Set HALT/STOP HALT/STOP HALT: Exp coursing) STOP: deer courser
II-50	Second Note	Description change	Set bp5 of XSEL register (0x03F2F) before the transition to slow oscillation mode.	When the transition to low-speed oscillation mode, wait the oscillation stabilization waiting time of low-speed oscillation enough after set bp5 of XSEL register (0x03F2F).
II-51	First Note	Description change	Key	Note
	Second Note	Description change	Key	Note
	Third Note	Description change	Set bp5 of XSEL register (0x03F2F) before the transition to slow oscillation mode.	When the transition to low-speed oscillation mode, wait the oscillation stabilization waiting time of low-speed oscillation enough after set bp5 of XSEL register (0x03F2F).
	Fourth Note	Description addition	-	When can't ensure to generate the return interrupt sources after transmition request for standby mode (HALT/STOP) by setting to CPUM register, refer to [2.5.6 Attention of Transition to Standby Mode].
II-52	Chapter	Description addition	-	2.5.6 Attention of Transition to Standby Mode
II-53	5,9	Description change	low- <u>freqency</u> oscillation selection register (XSEL)	low- <u>speed</u> oscillation selection register (XSEL)
	Program 6 line 2	Description addition	Program 6 MOV x'20', (XSEL) ; Set MOV x'02', (TM0MD) ; Select	Program 6 MOV x'20', (XSEL) ; Set MOV x'FF', D0 LOOP ADD -1, D0 BNE LOOP ; Loop to MOV x'02', (TM0MD) ; Select
II-54	Page	Description addition	-	Low-speed oscillation is also Low-speed oscillation selection register (XSEL)
II-55	Chapter	Description addition	-	2.5.8 Method for Accessing to Internal ROM
II-57	CPUM bp7	Description change	Description Set always to "0"	Description Always set to "0" *
	First Note	Description addition	-	Always set "0" to the bp denoted by asterisk.


Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
II-58	First Note	Error correction	Do not set STANDBY function (STOP, HALT, OSC1 and OSC2 flags) and clock swiching function (OSCDBL, OSCSEL1 and OSCSEL2 flags) at the same time.	Do not set STANDBY function (STOP, HALT, OSC1 and OSC2 flags) and clock swiching function (OSCDBL, OSCSEL1 and OSCSEL0 flags) at the same time.
	Second Note	Error correction	Set the dividing ratio of oscillation clock to meet the operating condition (refer to Chapter 1 "Electrical Characteristics"). When the dividing ratio is 1, the frequency of fosc should not exceed the maximum frequency of fs (fosc: high-speed oscillation clock, fs: system clock)	Set the dividing ratio of oscillation clock and transition to the operation mode to meet the operating condition (refer to Chapter 1 "Electrical Characteristics").
	Third Note	Description change	When system clock is over 10 MHz, set bp2 of XSEL register (0x03F2F) before the setting of PLLCNT	
II-59	1	Description change	Hgh-speed oscillation clock multiply function is to generate a clock , <u>2-fold</u> , <u>3-fold</u> , <u>4-fold</u> , <u>5-fold</u> , <u>6-fold</u> , <u>8-fold and 10-fold</u> of high-speed oscillation input from OSC1/OSC2.	High-speed oscillation clock multiply function is to generate a clock , 2/3/4/5/6/8/10-multiply of high-speed oscillation input from OSC1/OSC2.
	Figure 2.7.1	Description change	fold	multiply
	PLLCNT bp7-4	Description change	Flag desciption 4' h0: 2-fold (Input frequency 4-7.5 MHz) 4' h1: 2-fold (Input frequency 7.5-10 MHz) 4' h2: 3-fold (Input frequency 4-5 MHz) 4' h3: 4-fold (Input frequency 4-7.5 MHz) 4' h4: 4-fold (Input frequency 7.5-10 MHz) 4' h5: 5-fold (Input frequency 4-6 MHz) 4' h6: 5-fold (Input frequency 6-8 MHz) 4' h7: 6-fold (Input frequency 4-5 MHz) 4' h8: 8-fold (Input frequency 4-5 MHz) 4' h9: 10-fold (Input frequency 4 MHz)	Flag desciption 4' h0: 2-multiply (Input frequency 4-7.5 MHz) 4' h1: 2-multiply (Input frequency 7.5-10 MHz) 4' h2: 3-multiply (Input frequency 4-5 MHz) 4' h3: 4-multiply (Input frequency 4-7.5 MHz) 4' h4: 4-multiply (Input frequency 7.5-10 MHz) 4' h4: 5-multiply (Input frequency 4-6 MHz) 4' h5: 5-multiply (Input frequency 4-6 MHz) 4' h6: 5-multiply (Input frequency 4-5 MHz) 4' h7: 6-multiply (Input frequency 4-5 MHz) 4' h8: 8-multiply (Input frequency 4-5 MHz) 4' h9: 10-multiply (Input frequency 4 MHz)
	PLLCNT bp7-4	Error correction	Flag description 4' h9: 10-fold (Input frequency 4 MHz)	Flag description 4' h9: 10-multiply (Input frequency 4 MHz) 4' h10-15: Setting prohibited
	First Note	Description deletion	When system clock is over 10 MHz, set bp 2 of XSEL register (0x03F2F) before the sett-ting of PLLCNT.	-
II-60	2 Setup proce- dure(1)(4)	Description change	2- <u>fold</u>	2- <u>multiply</u>
	Setup procedure	Description addition	-	(3) MOV 0x43, D0 LOOP ADD -1, D0 BNE LOOP
	Description	Description addition	-	(3) Wait PLL operation waiting time 100 μs by software.(4 MHz)

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
II-61	First Note	Description addition	The setup described above can not be done at the same time.	The setup described above can not be done at the same time. When set PLL, has to switch by above setting.
	Second Note	Description change	Set in order of (3) and (2) for transition to NORMAL mode.	Switch in the bit order of (4) and (2) for transition to NORMAL mode.
	Fifth Note	Description addition	-	Don't set PLLSTART flag by the state of PLLEN flag = "0" of PLLCNT register.
	First Key	Description addition	Refer to [2.5 Standby Function] for operation mode trasition.	Refer to [2.5 Standby Function] for operation mode trasition. The direct transition from the slow mode to the PII mode can not be enabled
	Sixth Note	Description addition	-	When operated with the system clock (fs) > 10 MHz by using PLL mode, set bp2 of the XSEL register beforehand
	Seventh Note	Description addition	-	The operation does not guaranteed if the system clock operates over 20MHz. Set the multiply number in 20MHz or
II-62	First Note	Description change	This LSI is activated in NORMAL mode in which the base clock is <u>high frequency</u> .	This LSI is activated in NORMAL mode in which the base clock is <u>external high-speed oscillation</u> .
	Third Note	Description addition	In this LSI, the oscillation (High-speed oscillation and Low speed oscillation) is stopped.	In this LSI, the oscillation (High-speed oscillation and Low speed oscillation) is stopped at reset.
II-63	Square	Description addition	-	- Reset Sequence at the time of Power Supply Injection.
II-65	Figure 2.8.4	Error correction	NRST STOP witeWDCTR HALT 12 to 112 st 12 to 12 st NDEN DLYCTR DLYCTR DLYCTR RESET NUMEN DLYCTR NUMEN DLYCTR NUMEN DLYCTR NUMEN NU	Wide to WDCTR HALT 1/2 to 1/2* NDEN CLYCTR S WCCTR WCCT
II-66	First Note	Description change	Please set the value by which on oscillation circuit is stabilized enough to the waiting cycle for oscillation stability.	For the oscillation stabilization wait cycle required for high-speed/low-speed oscillation, which is set by DLYS 1-0 flags, it is recommended to consult the oscillator manufacturer for determining appropriate values.
	Second Note	Description addition	-	When recovering from STOP mode, more than 100 μs of oscillation stabilization wait cycle must be set for internal regulator output stabilization wait.
	2 from the bottom	Description Deletion	*1 Do not use at the high-speed operation (NORMAL mode, PLL mode). Use at the low-speed operation (SLOW mode.	-

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
II-68	2	Description addition	=	Auto reset function can be selected with ATRST pin (11 pin) - In using auto reset ATRST pin (11 pin) : V _{DD5} level fixed - In not using auto reset ATRST pin (11 pin) : V _{SS} level fixed
	5	Description change	After detecting a low voltage, NRST pin automatically becomes "L" level and reset operation is executed. When power supply voltage reaches reset cancellation voltage (VRST), NRST pin automatically becomes "H" and reset is cancelled.	When detecting a low voltage at auto reset function, NRST pin automatically becomes "L" level and reset operation is executed. When power supply voltage reaches reset cancellation voltage (VRST), NRST pin automatically becomes "H" and reset is cancelled.
	Figure 2.9.1	Error correction	Figure:2.9.1 \underline{V}_{DD} RST	Figure:2.9.1 <u>Auto Reset Detection Voltage</u> V _{DD5} NRST
	First Key	Description addition	-	Refer to [Chapter I 1.5.7 Auto Reset Characteristics] for VRST.
	First Note	Description addition	-	When use the auto reset function, "L" level input to NRST pin has to keep at least 100 us or more. Connect
II-70	First Note	Description addition	-	Don't set a number of bits at the same time.
III-3	Table 3.1.1	Description addition	-	IVBM=0 IVBM=1 0x00104 0x00108 to 0x00178
III-5	Figure 3.1.2	Description addition	Save PC, PSW, etc Restore PSW, PC, etc	Save PC, PSW, <u>HA</u> , etc Restore PSW, PC, <u>HA</u> , etc
III-6	Table 3.1.2	Description addition	Vector Addresses 0x04000 0x04078	Vector Addresses IVBM = 0 IVBM = 1 0x04000 0x00100 0x04078 0x00178
III-7	5	Error correction	For example, if a vector 3 set to level 1 and a vector 4 set to level 2 request interrupt simultaneously, vector 3 will be accepted.	For example, if a vector 3 set to level 1 and a vector 4 set to level <u>1</u> request interrupt simultaneously, vector 3 will be accepted.
	Figure 3.1.3	Error correction	Level1 <u>Vector 3</u> Level2 <u>Vector 4, 8</u>	Level1 Vector 3, 4 Level2 Vector 8
III-8	Square	Error correction	The interrupt request flag (xxxR)	The interrupt request flag (xxxIR)
	Square	Description change	-	2. to 3. in Determination of Maskable Interrupt Acceptance changed
	Note	Description addition	-	After accept of an interrupt, interrupt of same source is disregarded until
III-9	8	Error correction	BE instruction is executed. (BKD is set and MIE is set	BD instruction is executed. (BKD is set and MIE is set
	16	Error correction	Non-Maskable interrupt is accepted (it to 0 (oob)).	Non-Maskable interrupt is accepted (it to 0 $(\underline{00}b)$).
	Note	Description change	The MN101C series does not reset the maskable interrupt enable (MIE) flag of the processor status word (PSW) to "0" when accepting interrupts.	The maskable interrupt enable (MIE) flag of the processor status word (PSW) is not set to "0" when accepting interrupts.

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
III-10	8	Error correction	2. The contents of the handy addressing Upper Lower 3. The contents of the program counter PC bits 20 to 17 PC bits 16 to 9 PC bits 8 to 1	2. The contents of the program counter PC bits 7 to 0 PC bits 15 to 8 PC bits 19 to 16 3. The contents of the handy addressing Lower Upper
	Figure 3.1.5	Error correction	t PSW Lower PC 8 to 1 PC 16 to 9 PC 0 reserved PC 20 to 17 Address	PSW Lower PC 7 to 0 PC 15 to 8 PC H reserved PC 19 to 16 Address
III-11	Second Note	Error correction	The address bp6 to bp4, when program counter (PC [bit20 to bit17, bit0]) are	The address bp6 to bp4, when program counter (PC [bit19 to bit16, bitH]) are
III-17	First Note	Description addition	-	Interrupt request flag of interrupt control register is set by interrupt generation, the edge
	Second Note	Description addition	-	Alway set IRWE flag of memory control register (MEMCTR) to "0" except in writing IR with
	Third Note	Description addition	-	Make processore status word (PSW) and mascable interrutp enable flag (MIE) of prohibited
III-19	Third Note	Description addition	-	When interrupt request of same bit and above-mentioned request flag by the software is generated
III-20	Description	Description addition	(5) contents to clear the flags.	(5) contents to clear the flags. It clears by this method because there is a possibility that internal interrupt
	Description	Description addition	(6) interrupt control register (PERIIRQ).	(6) interrupt control register (PERIIRQ). It clears by this method because there is a possibility that interrupt request flag has already been set.
	Setup procedure	Description addition	-	(7) Disable writing of the interrupt request flag. MEMCTR(0x03F01) bp2:IRWE =0
	Description	Description addition	-	(7) Clear the IRWE flag to disable writing of the interrupt request flag by software.
	Setup procedure	Description deletion	(9) Clear the extended interrupt request flag IRQEXPDT(0x03F4F) bp x:IRQEXPDTx=1	-
	Description	Description deletion	(9) Write "1" in the appropriate flags of the internal interrupt extended interrupt factor holding register (IRQEXPDT) to clear the request flags.	-
	First Note	Description addition	-	Extended interrupt request flag (IRQEX-PDT) is set by interrupt generation regard-less of setting

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
III-21	Square	Description addition	-	- Example of Internal Interrupt Extended Interrupt Processing Program
III-23	Second Note	Description addition	Writing to the interrupt control register should be done after that all maskable interrupts are set to be disable by the MIE flag of the PSW register.	Make processore status word (PSW) and mascable interrupt enable flag (MIE) of prohibited all mascable interrupts (Set MIE flag to "0") before writing to interrupt control register (xxxICR). If writing to interrupt control register with setting MIE flag to "1", we can not guarantee normal operation.
III-24	1,5	Error correction	NMICTR	NMICR
	3	Description addition	the external interrupt control register	the external interrupt control register(IRQnICR)
	10	Description deletion	Setting IRQNPG or IRQNWDG flag to be "1" enables non-maskable interrupt request to be set compulsory.	-
	NMICR bp0	Description change	Description Set always to "0"	Description Always set to "0" *
	Second Note	Description addition	-	Always set "0" to the bp denoted by asterisk.
III-26	bp1 bp0	Error correction	Flag TM0IE TM0IR	Flag TMnIE TMnIR
III-43	IRQEXPDT bp7	Description addition	Description Always set to "0"	Description Always set to "0" *
III-44	First Note	Description addition	-	Peripheral Function Group Interrupt can not be used as a returning source from the standby mode.
	Second Note	Description addition	-	Always set "0" to the bp denoted by asterisk.
	Third Note	Description addition	-	When interrupt request of same bit and above-mentioned request flag by the software is generated
III-45	Chapter 3.2.3	Description addition	-	3.2.3 Internal Interrupt Extended Interrupt Interface Block Diagram
III-47 to 52	Figure 3.3.1 3.3.2 3.3.3 3.3.4 3.3.5	Error correction	fosc	<u>fpll</u>
	Figure 3.3.1 3.3.2 3.3.3 3.3.4 3.3.5 3.3.6	Description addition	"Stanby mode signal reverse" in "External Interrupt 1-4 Block Diagram" <u>: AND</u>	"Standby mode signal" in "External interrupt 1 to 4 block diagram" : <u>Delete</u>



Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
III-58	2	Description change	Both edges interrupt control register (EDGDT) select interrupt edges of IRQ2 to <u>5</u> . With this register, the edge to generate the interrupts is selected; both edges or the edge which is specified by the external interrupt control register (IRQ2ICR, IRQ3ICR, IRQ4ICR).	Bp 2,3,5 of both edges interrupt control register (EDGDT) select interrupt edges of IRQ2 to 4. With this register, the edge to generate the interrupts is selected; both edges or the edge which is specified by the external interrupt control register (IRQ2ICR, IRQ3ICR, IRQ4ICR). When the edge detection circuit in the key interrupt block is used with bit common/bit independant or bit independant, the edge to generate the interrupt is selected; both edges or the edge which is specified by the external interrupt control register (IRQ5ICR) with the register selecting IRQ5 key interrupt edge.
	EDGDT	Description change	bp7 Description Key interrupt both edges operation selection 1 0:Programmable active edge interrupt selection 1:Both edges interrupt selection	bp7 Description IRQ5 Key interrupt both edges operation selection (Enable at bp:0 EDGSEL0 ="1") 0:Programmable active edge interrupt selection (Specified with IRQ5ICR bp:5 REDG5) 1:Both edges interrupt selection
		Description change	bp5 Description 0:Programmable active edge interrupt selection	bp5 Description 0:Programmable active edge interrupt selection (Specified with IRQ4ICR bp:5 REDG4)
		Description change	bp3Description 0:Programmable active edge interrupt selection	bp3 Description 0:Programmable active edge interrupt selection (Specified with IRQ3ICR bp:5 REDG3)
		Description change	bp2 Description 0:Programmable active edge interrupt selection	bp2 Description 0:Programmable active edge interrupt selection (Specified with IRQ2ICR bp:5 REDG2)
		Description change	bp0 Description Key interrupt both edges operation selection 2 0:Falling edge ("L" level) 1:Rising edge ("H" level)	bp0 Description IRQ5 Key interrupt selection 0:Key input Edge detection circuit bit common * 1:Key input Edge detection circuit bit independant
	Last line	Description addition	-	* Detail of operation refers to [3.3.7 Key Input Interrupt].
III-59	First Key	Description addition	-	If the key input edge detection circuit is selected bit common with EDGSEL0 flag. the
	Second Key	Description addition	-	If the key input edge detection circuit is selected bit independant with EDGSEL0 flag
	First Note	Description addition	-	EDGSEL7 flag is enable only when the key input edge detection circuit is selected bit independant with EDGSEL0 flag

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
III-60	LVLMD	Description addition	bp5 Description External interrupt 4 Enable Input Level setup 0:L level 1:H level	bp5 Description External interrupt 4 Enable Input Level setup (Enable at bp:4 LVLEN4="1") 0:L level 1:H level
		Description addition	bp3 Description External interrupt 3 Enable Input Level setup 0:L level 1:H level	bp3 Description External interrupt 3 Enable Input Level setup (Enable at bp:3 LVLEN3="1") 0:L level 1:H level
		Description addition	bp1 Description External interrupt 2 Enable Input Level setup 0:L level 1:H level	bp1 Description External interrupt 2 Enable Input Level setup (Enable at bp:2 LVLEN2="1") 0:L level 1:H level
III-63	First Key	Description addition	so that unknown value is not input.	so that unknown value is not input. <u>If unknown value is input to pin, through current flow.</u>
III-64	Description	Error correction	(4) Set the IRQ2E flag of	(4) Set the IRQ2IE flag of
III-65	Second Key	Description addition	so that unknown value is not input.	so that unknown value is not input. If unknown value is input to pin, through current flow.
III-67	Third Note	Description change	Key	Note
III-68	3	Description addition	Also, if the key input pin becomes low level, it is possible from the standby mode.	Also, if the key input pin becomes low level, it is possible to return from the standby mode. When rising edge is set by the external interrupt 5 (ICR5IRQ), the key input default state is changed from "L" to "H".
	Setup Pro- cedure	Error correction	(1) Set the key input to input P5DIR(0x03F35) bp <u>3</u> -0:P5DIR7-0=00000000	(1) Set the key input to input P5DIR(0x03F35) bp <u>7</u> -0:P5DIR7-0=00000000
III-70	Square	Description deletion	Noise remove Function Operation After sampling the input signal to, the previous level is sent. It means that only the signal	Noise remove Function Operation After sampling the input signal to , the previous level is sent.
III-72	Setup procedure	Description change	(1),(2),(3),(4),(5)	$(1) \rightarrow (2), (2) \rightarrow (3), (3) \rightarrow (4), (4) \rightarrow (5), (5) \rightarrow (6)$
	Setup procedure	Description addition	-	(1) External interrupt setup IRQCNT (0x03F3D) bp0:P20EN =1
	Description	Description addition	-	(1) Set the P20EN flag of the external interrupt setting register (IRQCNT) to "1" to set P20 to external interrupt.
	Setup procedure	Error correction	(3) bp <u>2-1</u>	(3) bp <u>7-5</u>
	Setup procedure	Error correction	(4) bp <u>0</u>	(4) bp <u>4</u>
	3 from the bottom	Description change	Above ($\underline{2}$) and ($\underline{3}$) can be set at the same time.	Above $(\underline{3})$ and $(\underline{4})$ can be set at the same time.

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
IV-3	First Key	Description addition	-	The values of pull-up/pull-down resistors should be calculated in the following ways based on the electrical
IV-14 IV-28 IV-41 IV-54	2	Description addition	-	The input level of P0 (P00 to P07) to P7 (P70 to P77) recognized "H" can select 0.8 V_{DD5} or more or 0.54 V_{DD5} or more.
IV-54 IV-68 IV-82 IV-95 IV-110	bp7 to bp0	Description change	Port 7 Port 6 Port 5 Port 4 Port 3 Port 2 Port 1 Port 0	Port 70 to Port 77 Port 60 to Port 67 Port 50 to Port 57 Port 40 to Port 47 Port 30 to Port 36 Port 20 to Port 24 Port 10 to Port 16 Port 00 to Port 07
IV-16- 23	Chapter	Description addition	-	Add block diagram of each port 4.3.3 Block Diagram
IV-31- 37	Chapter	Description addition	-	Add block diagram of each port 4.4.3 Block Diagram
IV-43- 48	Chapter	Description addition	-	Add block diagram of each port 4.5.3 Block Diagram
IV-49	3 from the bottom	Error correction	When the <u>SC4SBOS</u> flag of the serial interface 4 mode register 1 (SC4MD1) is "1",	When the <u>SC4SBTS</u> flag of the serial interface 4 mode register 1 (SC4MD1) is "1",
IV-50	1	Error correction	When the <u>SC2SBIS</u> flag of the serial interface 4 mode register 1 (SC4MD1) is "1",	When the <u>SC4SBIS</u> flag of the serial interface 4 mode register 1 (SC4MD1) is "1",
IV-56- 62	Chapter	Description addition	-	Add block diagram of each port 4.6.3 Block Diagram
IV-70- 77	Chapter	Description addition	-	Add block diagram of each port 4.7.3 Block Diagram
IV-85- 90	Chapter	Description addition	-	Add block diagram of each port 4.8.3 Block Diagram
IV-97- 104	Chapter	Description addition	-	Add block diagram of each port 4.9.3 Block Diagram
IV- 112- 119	Chapter	Description addition	-	Add block diagram of each port 4.10.3 Block Diagram
IV-127 IV-139 IV-150	3 or 2	Description addition	-	The input level of P8 (P80 to P87) to PB (PB0 to PB7) recognized "H" can select 0.8 V _{DD5} or more or 0.54 V _{DD5} or more.
IV-163	bp3 to bp0	Description change	Port B Port A Port 9 Port 8	Port B0 to Port B7 Port A0 to Port A7 Port 90 to Port 96 Port 80 to Port 87
IV- 128- 135	Chapter	Description addition	-	Add block diagram of each port 4.11.3 Block Diagram
IV- 140- 143	Chapter	Description addition	-	Add block diagram of each port 4.12.3 Block Diagram

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
IV-146	Square	Error correction	-Port A Pull-up Resistor Control Register(PAPLUD:0x03F4A)	-Port A Pull-up Resistor Control Register(PAPLU:0x03F4A)
IV- 151- 158	Chapter	Description addition	-	Add block diagram of each port 4.13.3 Block Diagram
IV-164	Chapter	Description addition	-	Add block diagram of each port 4.14.3 Block Diagram
IV-166	Second Note	Description addition	-	When real time output realease (the write operation to P8CNT1, P8CNT2 and PACNT) and the event generation
IV-167	Figure 4.15.1	Error	PATCNT set value PATCNT set Write operation to PAOUT register	PATCN1 Write operation to PACNT register
IV-169	Square	Error correction	- Port 8 Synchrounous Output (Timer 1,2 and 7) The port 8 output latched data is output from the port <u>7</u> at the timing of the TMnIRQ flag rising.	- Port 8 Synchrounous Output (Timer 1,2 and 7) The port 8 output latched data is output from the port 8 at the timing of the TMnIRQ flag rising.
V-3	Table Clock source of Time 1	Error correction	Synchronous TM1O input	Synchronous TM1IO input
V-11	CK1MD	Error correction	bp3-0 0X11 : fs/ <u>4</u> 1XX1 : fs/ <u>8</u>	bp3-0 0X11 : fs/ <u>8</u> 1XX1 : fs/ <u>4</u>
V-12	CK3MD	Error correction	bp3-0 0X11 : fs/ <u>4</u> 1XX1 : fs/ <u>8</u>	bp3-0 0X11 : fs/ <u>8</u> 1XX1 : fs/ <u>4</u>
V-26	Table	Description change	fosc=10 MHz	fpll=fosc=10 MHz
V-28	First Key	Description addition	= (count till the interrupt request -1)	= (count till the interrupt request -1) However, the interrupt generation cycle when the compare register is set to "00" is the same as it is set to "01".
	Third Key	Error correction	If the interrupt is enabled, the timer interrupt request	If the timer interrupt request flag may have already been set before timer is started, the timer interrupt request
V-29	First Key	Description deletion	If "00" is specified for the Compare Register (TMnOC), an interrupt timing is the same as if you set it to "01".	-
	First Note	Description addition	-	If CPU operation mode is changed (from NORMAL to SLOW) when the high-frequency oscillation clock (fpll) or

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
V-33	First Key	Description change	<u>Note</u>	Key
	First Note	Description addition	-	Input from TMnIO should be used to a waveform, which has 2 times and over cycles of system clock (fs). If less than the above waveforms are input, it may not be counted correctly.
V-34	Setup procedure	Error correction	(3)Set the special function pin to input PADIR(0x03F3A) bp0 :PADIR0 =0	(3)Set the special function pin to input PADIR(0x03F3A) bp0 :PADIR0 =0 TMINSEL1(0x03E44) bp1-0: TMINSEL11-10=00 TMCKSEL1(0x03E42) bp0 :TM0IOSEL =0
	Description	Error correction	(3) Set the PADIR0 flag of the port A direction control register (PADIR) to "0" to set PA0 pin to input mode	(3) Set the PADIR0 flag of the port A direction control register (PADIR) to "0", TMINSEL11 to 10 flag of TMINSEL1 register to "00" and TM0IOSEL of TM0IOSEL1 register to "0" in order to set PA0 pin to input mode.
	Setup procedure	Description deletion	(4) Select the count clock source TM0MD(0x03F54) bp2-0 :TM0CK2-0 =X01	-
	Description	Description deletion	(4) Select the prescaler output to the clock source by the TM0CK2 to 0 flag of the TM0MD register.	-
V-38	First Key	Description change	If any data is written to compare register when the binary counter is stopped, timer output is reset to "L".	If any data is written to compare register when the binary counter is stopped, timer output is "L".
V-40	3	Error correction	(A) is"H" while counting up from 0x01	(A) TMnIO output is "H" while the value of binary counter count up from 0x01
	5	Error correction	(B) is "L" after the match to the value	(B) TMnIO output is "L" after the value of bunary counter match to the value
V-42	5,6,8,9 Table 5.7.2	Error correction	bits 4 and 5 of CK*MD Table:5.7.2 bit5, bit4	bits 5 and 6 of CK*MD Table:5.7.2 bit6, bit5
V-43	First Note	Description addition	-	Do not change the setting of Timer n prescaler selection register (CKnMD) during timer operation.
V-44	Description	Description addition	(3) Set the TM0PWM flag of the TM0MD register to "1" and the TM0MOD flag to "0" to select the PWM operation.	(3) Set the TM0PWM flag of the TM0MD register to "1". the TM0MOD flag to "0" and TM0POP flag to "0" to select the PWM operation.
V-47	Description	Error correction	(2) Set the P8SEV1 to 0 flag of the pin control register (P8SEV) to "11" to set the synchronous output event to the timer 2 interrupt.	(2) Set the P8SEV1 to 0 flag of the pin control register (P8SEV) to "11" to set the synchronous output event to the timer 1 interrupt.
V-50	2 from the bottom	Error correction	TMnEN flag is <u>ON</u> ("1") and	TMnEN flag is operated ("1") and
V-51	Setup pro- cedure(4)	Error correction	bp <u>2-1</u> : TM0PSC <u>1-0</u> = <u>X0</u>	bp <u>3-1</u> : TM0PSC <u>2-0</u> = <u>0X0</u>

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
V-52	5.11.1	Description change	5.11.1 Operation	5.11.1 16-bit Cascade Connection Operation
	Square	Description deletion	8-bit Timer Cascade Connection Operation	Operation
	Table	Description change	Table 5.11.1 Timer Functions at Cascade Connection	Table 5.11.1 Timer Functions at <u>16-bit</u> Cascade Connection
V-53	Third key	Description change	At cascade connection, when	At <u>16-bit</u> cascade connection, when
	Second Note	Description addition	-	Stop the timer in order to read out the balue of timer connected in cascade
V-54	Table	Description change	Table 5.11.2 Timer Functions in Cascade Connection	Table 5.11.2 Timer Functions in <u>24-bit</u> Cascade Connection
V-55	Second Key	Description change	At cascade connection, when	At <u>24-bit</u> cascade connection, when
	Third Note	Description addition	-	Stop the timer in order to read out the balue of timer connected in cascade
V-56	Table	Description change	Table 5.11.3 Timer Functions in Cascade Connection	Table 5.11.3 Timer Functions in <u>32-bit</u> Cascade Connection
V-57	Second Key	Description change	At cascade connection, when	At <u>32-bit</u> cascade connection, when
	Third Note	Description addition	-	Stop the timer in order to read out the balue of timer connected in cascade
V-58	Square	Description addition	- Cascade Connection Timer Setup Example (Timer 0 + Timer 2)	- <u>16-bit</u> Cascade Connection Timer Setup Example (Timer 0 + Timer 2)
	Description	Description addition	(1) Set the TM0EN flag , the TM1EN flag of the timer 1 mode register to "0" to stop	(1) Set the TM0EN flag , the TM1EN flag of the timer 1 mode register (TM1MD) to "0" to stop
	Setup Pro- cedure(7)	Description change	TMnOC (0x03F52,0x03F53) = 0x09C3	<u>TM1OC,TM0OC</u> (0x03F53,0x03F52) = 0x09C3
VI-2	1	Description change	This timer is a 8-bit simple timer that can be used as a serial transfer clock, LCD <u>frequency or timer count</u> .	This timer is a 8-bit simple timer that can be used as a serial transfer clock, LCD <u>clock or 8 bit/16 bit timer count</u> .
	9	Description change	Table:6.1.1 shows <u>functions that can be used</u> <u>with each timer.</u>	Table:6.1.1 shows <u>clock sources of 8-bit</u> <u>simple timer.</u>
VI-3	Figure 6.1.1	Error correction	Prescaler psc 0 fs Prescaler psc 1 read/write 7 Re Compare register TMACC Match Reset 1 Reset 1	Compare register TMACC Match Match TMACC Match TMACC Match TMACC Reset
VI-5	5	Description change	If any data is written to compare register the counting is stopped and binary counter is cleared to 0x00.	The binary counter to stop the count operation is cleared to 0x00.

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
VI-6	TMAMD1	Error correction	bp4 Flag :- At reset :- Access :- Description :-	bp4 Flag : Reserved At reset : 0 Access : R/W Description : Always set to "0"
VI-7	TMAMD2	Error correction	bp7 : Access	bp7 : Access R/W
		Error correction	bp6 Description Timer A count control	bp6 Description Prescaler operation control
VI-8	1	Description deletion	8-bit simple timer contains one timer as an auxiliary function of "Chapter 5 8-bit Timers".	8-bit simple timer in this LSI contains one timer as only a basic function of "Chapter 5 8-bit Timers".
	Note	Description addition	-	When fpll is selected the clock source, prescaler operation control frag (PSCEN flag of TMAMD2 register) is set necessary before set TMAEN flag.
VI-9	Figure 6.3.1	Description deletion	System cockflip Cocket Cock Cock Cock Cock Cock Cock Cock Cock	System closefts closeft and cl
	4	Description deletion	(A) If the value is written to the compare register during the TMAEN flag is stopped ("0"), the binary counter is cleared to 0x00.	-
	11	Error correction	(E) When the TMAEN flag stops operating ("0"), the Internal Enable will be turned off at the next Count Clock. As a result, the binary counter stops counting.	(D) When the TMAEN flag stops operating ("0"), the binary counter stops counting <u>and cleared to 0x00.</u>
	Third Note	Description deletion	When the compare register (TMAOC) is set to '00', clear the binary counter before starting the operation.	-
VI-10	Figure 6.4.1	Error correction	TMAIO Input TMAEN Ing Compare (nogitier N N nogitier O0 01 (02) (N-1 N) (00 01	Court clock The EN flag Corpare register Binary Counter Court Serial Transfer Clock
	First Key	Description addition	-	The output signal of this timer can use as the clock source of 8-bit timer/16-bit timer as well as above-mentioned the serial transfer clock.
VI-11	Description	Description deletion	(3) that the baud rate comes to 300 bps. At that time, the timer A binary counter (TMABC) is initialized to 0x00.	(3) that the baud rate comes to 300 bps.
VII-2	1	Description addition	The 16-bit timer has compare register with double buffer.	The 16-bit timer has compare register with double buffer and single buffer. The buffer can be selected.

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
VII-3	Table 7.1.1	Error correction	<u>T7</u> OC2IRQ <u>T8</u> OC2IRQ <u>T9</u> OC2IRQ	TM7OC2IRQ TM8OC2IRQ TM9OC2IRQ
		Description addition	Clock source	Clock source
			Synchronous TM7IO/16 input	Synchronous TM7IO/16 input Timer A output Timer A output/2 Timer A output/4 Timer A output/16
VII-4	Figure 7.1.1	Error correction		
VII-5	Figure 7.1.2	Error correction	Tantana.	
VII-6	Figure 7.1.3	Error correction	TO SERVICE SER	
VII-12	1	Description addition	Binary counter is a 16-bit up counter. If any data is written to a preset register when	Binary counter is a 16-bit up counter. If any data is written to a preset register 1 when
	TM7BCL	Error correction	At reset bp7-0: <u>0</u>	At reset bp7-0: <u>X</u>
	ТМ7ВСН	Error correction	At reset bp7-0: <u>0</u>	At reset bp7-0: <u>X</u>
VII-16	1	Description addition	Binary counter is a 16-bit up counter. If any data is written to a preset register when	Binary counter is a 16-bit up counter. If any data is written to a preset register <u>1</u> when
	TM8BCL	Error correction	At reset bp7-0: <u>0</u>	At reset bp7-0: <u>X</u>
	TM8BCH	Error correction	At reset bp7-0: <u>0</u>	At reset bp7-0: <u>X</u>

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
VII-19	1	Description addition	Binary counter is a 16-bit up counter. If any data is written to a preset register when	Binary counter is a 16-bit up counter. If any data is written to a preset register <u>1</u> when
VII-22	Description	Description addition	bp6 Buffer selection	bp6 TM7OC1,2 buffer selection
	Description	Error correction	bp5 0: <u>Rising</u> edge	bp5 0: <u>Falling</u> edge
VII-23	TM7MD4	Error correction	bp7 Flag : <u>Reserved</u> Description : <u>Always set to "0".</u>	bp7 Flag : T7TRGACT Description : Trigger reception flag of IGBT active outputting 0:Enable 1:Disable
VII-26	Description	Description addition	bp6 Buffer selection	bp6 TM8OC1, 2 buffer selection
	Description	Error correction	bp4 1: <u>Rising</u> edge	bp4 1: <u>Both</u> edges
	Flag	Error correction	bp1 TM8PWM <u>0</u>	bp1 TM8PWM <u>O</u>
	First Note	Error correction	When T8IGB** is not selected, set as T8IGBTEN=0 T8IGBT1-0=00	-
VII-31	TMCKSEL2	Error correction	bp2-0 1: <u>Simple timer</u>	bp2-0 1: <u>Timer A output</u>
VII-34	Third Note	Description addition	-	Set the timer n mode register when the TMnEN flag of the TMnMD1 register is set to "0" to stop counting.
	Fourth Note	Description addition	-	When changing CPU operation mode (NORMAL mode to SLOW mode) at selecting the high oscillation clock
VII-35	First Note	Description addition	-	When a data is written to 16-bit timer preset register (TMnPR1, TMnPR2), it is recognized as a 8-bit unit data inside LSI even
VII-37	First Key	Description addition	till the interrupt generation-1)	till the interrupt generation-1) However, if "00" is specified for the compare register, an interrupt timing is the same as if you set it to "01".
	First Note	Description change	Up to 3 system clock is needed from Timer n interrupt request flag till the next interrupt request flag. During	Up to 3 system clock is needed till the next interrupt request flag generated. During
	Third Key	Description change	On the interrupt service routine, clear the timer interrupt request flag before the timer is started.	There is a possibility that the timer interrupt request flag has already been set before the timer is started, clear the timer interrupt request flag.
	Second Note	Description change	Key When the TMnEN flag of the TMnMD register is not changed with other bits, the binary counter may count up by switching operation.	Note The TMnEN flag of the TMnMD register is not changed with other bits. There a possibility of mulfunctioning.
VII-38	3	Error correction	200 <u>m</u> s	200 μs
	Description	Error correction	(8) Set the <u>TM7IC</u> flag of the TM7ICR register to "1" to enable the interrupt.	(8) Set the <u>TM7IE</u> flag of the TM7ICR register to "1" to enable the interrupt.

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
VII-40	First Key	Description change	If the binary counter is read out during operation, incorrect data at counting up	If the event input (TMnIO input) is selected by count clock source, don't read
	Third Note	Error correction	To prevent this, select the system clock (\underline{fx}) for the count clock source once,	To prevent this, select the system clock (\underline{fs}) for the count clock source once,
	Fourth Note	Description change	The binary counter should not be read out after the timer operation is stopped	When the event input (TMnIO) input is selected as the count clock source, all pins from TMnIOA to TMnIOC are input mode. Therefore the procedure
VII-41	First Note	Description addition	-	Input from TMnIO should be used to a waveform, which has 2 times and over cycles of system clock (fs). If less than the above waveforms are input, it may not be counted correctly.
VII-46	Second Key	Error correction	the timer output is "L", when the TMnCL flag of the TMnMD2 register is set to "1".	the timer output is "L", when the TMnCL flag of the TMnMD1 register is set to "1".
	Second Note	Description change	When the prescaler is operated by the timer pulse output,	When operating timer pulse output with the divided clock source,
VII-49	2	Description deletion	Select the TM8IO/TM8O output waveform	Select the TM8IO output waveform
VII-51	Figure 7.6.4	Error correction	400 Hz	<u>152.6</u> Hz
VII-57	Description	Error correction	(8) <u>25000/4=6250</u> (0x1869) 	(8) <u>25000/4-1=6249</u> (0x1869)
VII-61	First Key	Error correction	To prevent this, use fx or synchronous TMnIO input as the count clock	To prevent this, use <u>fs</u> or synchronous TMnIO input as the count clock
	First Note	Error correction	Capture trigger signals of the 16-bit timers <u>7</u> and <u>8</u> are generated by sampling the rising	Capture trigger signals of the 16-bit timers <u>n</u> are generated by sampling the rising
VII-63	First Key	Error correction	, or set the TMnBCR flag of the <u>TM7MD2</u> to "0".	, or set the TMnBCR flag of the <u>TMnMD2</u> to "0".
	First Note	Description addition	-	Capture trigger samples the external inter- rupt input signal by system clock
	Second Note	Description addition	-	When using th external interrupt signal as capture trigger, to make external
VII-64	Third Key	Description addition	-	If the capture operation is done during the event count operation, an incomplete
VII-67	Description	Error correction	(2) Set the <u>IRQIE</u> flag of	(2) Set the <u>IRQ0IE</u> flag of
VII-69	2	Error correction	TM7I0, TM8I0. Startup trigger can be	TM7IO, TM8IO. Startup trigger can be
	13	Error correction	Make sure to set the <u>TM7IGBT0</u> , 1 of	Make sure to set the <u>T7IGBT0</u> , 1 of
	Table 7.10.1	Description deletion	Timer 8	-

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
VII-74	Setup Procedure	Description addition	-	(3) Set the timer output pin TM7MD2(0x03F79) bp4:TM7PWM =1 TM7MD1(0x03F78) bp5:TM7CL =0
	Description	Description addition	-	(3) Set the TM7PWM flag of the timer 7 mode register 2 (TM7MD2) to "1" to set the output from PA5 pin to PWM output. Set the TM7CL flag of the timer 7 mode register 1 (TM7MD1) to "0" to enable timer output.
VII-75	Setup Procedure	Description addition	-	(11) Enable of external interrupt 0 input IRQCNT (0x03F3D) bp0:P20EN =1
	Description	Description addition	-	(11) Set P20EN flag of the IRQCNT register to "1" to enable of external interrupt 0 input.
VII-77	12	Error correction	Make sure to set the <u>TM7IGBT0</u> , 1 of	Make sure to set the <u>T7IGBT0</u> , 1 of
	Table 7.11.1	Description deletion	Timer 8	-
VII-79	Figure 7.11.1	Error correction	Count Octob TMTEN Flag Compare Compare Binary Counter TMTO Output (OGT output) (A) (B) (C) (C) (D) (E)	Count Cook Times Final Compate Register 1 IGBT Trigger Binary Counter Cook Introduct IGBT cutput (A) (B) (C) (C) (D) (E)
	Figure 7.11.2	Error correction	Corps Cock TATEN Fag Corpse Regist 1 1000 Services Cock Regist 1 1000 TATEN Trigger Binary Cocklar Cocklar	Court Cock TMTEN Fing Companie Broay Contains MORT Trigger Broay Countains MORT Trigger MORT Trigger Broay Countains MORT Trigger MORT Tri
VII-80	Figure 7.11.3	Error correction	Count Clock TM/FEN Plag Compan Register 1 IGBT Trigger Brany Counter TM/FO Output (IGBT output)	Count Clock TMFEN Flag Compane Register 1 ISB Trigger Binary Counter Counter Counter TMFNO Counter TMFNO Counter TMFNO Cutput (ISBT Gutput)
	First Note	Description change	For standard IGBT output, set the TM7BCR flag of the TM7MD2	When used for standard IGBT output, set the TM7BCR flag of the TM7MD2

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
VII-81	Setup Procedure	Error correction	(3) TM7MD3(0x03F8E) bp2: <u>TM7IGBTEN</u> =1 	(3) TM7MD3(0x03F8E) bp2: <u>T7IGBTEN</u> =1
	Setup Procedure	Description addition	(3) TM7MD2(0x03F79) bp4:PM7PWM =1	(3) TM7MD2(0x03F79) bp4:TM7PWM =1 TM7MD1(0x03F78) bp5:TM7CL =0
	Description	Description addition	(3)TM7PWM flag of the timer 7 mode register 2 (TM7MD2) to "1" to select IGBT output.	(3) the TM7PWM flag of the timer 7 mode register 2 (TM7MD2) to "1" to select IGBT output. Set TM7CL flag of the timer7 mode register 1 (TM7MD1) to "0" to enable of timer output.
VII-82	Setup Procedure	Description addition	-	(10) Enable of external interrupt 0 input IRQCNT (0x03F3D) bp0:P20EN =1
	Description	Description addition	-	(10) Set P20EN flag of the IRQCNT register to "1" to enable of external interrupt 0 input.
	Last line	Description addition	-	TM7BC is counting from 0x0000 by external interrupt 0 input signal. IGBT
VII-83	15	Description change	To control the startup by the commands, <u>TM7EN</u> count operation	To control the startup by the commands, timer7 count operation
	17	Error correction	Make sure to set the <u>TM7IGBT0</u> , 1 of	Make sure to set the <u>T7IGBT0</u> , 1 of
VII-84	Figure 7.12.1	Description addition	Const	
VII-85	3	Error correction	(B)After the trigger is input and after 1 count clock <u>falling</u> edge of the next count clock	(B)After the trigger is input and after 1 count clock <u>rising</u> edge of the next count clock
VII-87	Title	Error correction	(At continuous counting:T7IGBTCNT=1) (Timer 7)	(BC operation when IGBT trigger disable: T7IGBTCNT=1) (Timer 7)
	3	Description addition	-	Setting the T7IGBTCNT flag of the timer 7 mode register 4 (TM7MD4) to "1" can continuous operation of binary counter when IGBT trigger disable.
	Figure 7.12.3	Error correction	TM8IOM(IGBT output) TMDEADPR1 TMDEADPR2	TM8IO(IGBT output) TMDPR1 TMDPR2
		Error correction	Firgure 7.12.3 Count Timing of Dead Time High Precision IGBT Output(At continuous counting:T7IGBTCNT=1) (Timer 7)	Figure 7.12.3 Count Timing of Dead Time High Precision IGBT Output(<u>BC operation</u> <u>when IGBT trigger disable</u> :T7IGBTCNT=1) (Timer 7)

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
VII-88	Figure 7.12.4	Description change	dead <u>count binary</u> counter 1,2 dead <u>count</u> preset register 1,2 dead <u>count</u> compare register 1,2	dead <u>time</u> counter 1,2 dead <u>time</u> preset register 1,2 dead <u>time</u> compare register 1,2
	6	Description change	(B) The value of the dead <u>count binary</u> counter 1 and the dead <u>count</u> compare register 1	(B) The value of the dead <u>time</u> counter 1 and the dead <u>time</u> compare register 1
	7	Description change	(C) Also, the dead <u>count binary</u> counter 2 begins count operation	(C) Also, the dead <u>time</u> counter 2 begins count operation
	9	Description change	(D) The value of the dead <u>count binary</u> counter 2 and the dead <u>count</u> compare register 2	(D) The value of the dead <u>time</u> counter 2 and the dead <u>time</u> compare register 2
	11	Error correction	(E) because <u>IGBT output</u> is valid.	(E) because <u>T7TRGACT flag</u> is valid.
	14	Description change	(F)and the dead <u>count</u> preset register 1 and 2.	(F)and the dead <u>time</u> preset register 1 and 2.
	15	Description change	(G)However, the values same as the dead count preset register 1 and 2 are loaded to the dead count compare register 1 and 2 at the next count clock, as usual.	(G)However, the values same as the dead time preset register 1 and 2 are loaded to the dead time compare register 1 and 2 at the next count clock, as usual.
VII-89	Figure 7.12.5	Description change	IGBT waveform	IGBT <u>basic</u> waveform
	Setup Pro- cedure	Error correction	(3) bp1-0: <u>TM7IGBT1</u> -0 =01	(3) bp1-0: <u>T7IGBT1</u> -0 =01
	Description	Error correction	(4)Set the T7IGBTTR flag of the TM7MD3 register to "1" to select the rising edge as the interrupt generation valid edge.	(4)Set the T7IGBTTR flag of the TM7MD3 register to "1" to set IGBT trigger level to "H".
	Description	Error correction	(5)Set the T7IGBTDT flag of the timer 7 mode register 3 (TM7MD3) to "0" to select the falling standard as the dead time <u>edge</u> .	(5)Set the T7IGBTDT flag of the timer 7 mode register 3 (TM7MD3) to "0" to select the falling standard as the dead time insert timing.
VII-90	Setup Procedure	Description addition	-	(6)Enable of external interrupt 0 input IRQCNT (0x03F3D) bp0:P20EN =1
	Description	Description addition	-	(6)Set P20EN flag of the IRQCNT register to "1" to enable of external interrupt 0 input.
	Setup Procedure	Error correction	(8) bp1: <u>IRQ1IE</u> =1	(8) bp1: <u>IRQ0IE</u> =1
	Setup Procedure	Description Deletion	(10) TM7PR1(0x03F75, 0x03F74) =0x9C3F bp2:T7ICEN =1	(10) TM7PR1(0x03F75, 0x03F74) =0x9C3F
	Description (12)	Error correction	TM7DEADPR1 TM7DEADPR2	TM7DPR1 TM7DPR2

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
VII-90	Setup Procedure	Description addition	(13) TM8MD3 (0x03F8F) bp2:TM8SEL =1	(13) TM8MD4 (0x03F6F) bp2:TM8SEL =1 TM7MD1 (0x03F78) bp5:TM7CL =0
	Description	Description addition	(13)Set TM8SEL_A flag of the timer 8 mode register 4 (TM8MD4) to "1" to select the timer 7 IGBT output.	(13)Set TM8SEL_A flag of the timer 8 mode register 4 (TM8MD4) to "1" to select the timer 7 IGBT output. Set TM7CL flag of the timer 7 mode register 1 (TM7MD1) to "0" to enable the timer output.
VII-91	Description	Error correction	(15) Set the TM7EN flag of the TM7MD1 register to "1" to operate the timer 7. After "H" is input to P54 pin, IGBT is output from P14, P15.	(15) Set the TM7EN flag of the TM7MD1 register to "1" to operate the timer 7. After "H" is input to P20 pin, IGBT is output from PA5, PA6.
VII-92	Table 7.13.1	Description change	Interrupt source TM8IRQ1, TM8IRQ2	Interrupt source TM8IRQ, TM8OC2IRQ
		Description addition	Clock source -	Clock source TimerA output TimerA output/2 TimerA output/4 TimerA output/16
VII-93	First Key	Description change	*_At cascade connection, timer 8 interrupt factor is only counter-clear.	At cascade connection, timer 8 interrupt factor is only counter-clear.
	First Note	Error correction	Timer 7 interrupt should be disabled as the interrupt request of timer 7 is generated.	The interrupt request of timer 7 is not generated. But timer 7 interrupt should be disabled.
	Second Note	Error correction	the correct data may not be loaded.	the correct data <u>is not</u> loaded. <u>To prevent</u> this, it puts into the count stop condition and rewrite the preset register once.
	Second Key	Description addition	-	Stop the timer in order to read out the correct value of the timer in cascade connection.
VII-94	Setup Procedure	Error correction	(3) TM7MD2 (0x03F79) bp2 : T7ICEN =0 TM7MD3 (0x03F6C) bp1-0 : T7OUT1-0 =00	(3) TM7MD2 (0x03F79) bp2 : T7ICEN =0 bp4 : TM7PWM =0
	Description	Error correction	(3) Set the T7ICEN flag of the TM7MD2, 3 register to "0" to select the normal timer operation.	(3) Set the T7ICEN flag <u>and TM7PWM flag</u> of the TM7MD2 register to "0" to select the normal timer operation.
VII-95	Description	Error correction	(9) Set the interrupt level by the <u>TM8LS1</u> to 0 flag	(9) Set the interrupt level by the <u>TM8LV1</u> to 0 flag
VII-96	Setup Pro- cedure	Error correction	(3) TM8MD1(0x03F88) bp6:TM8CAS=	(3) <u>TM8MD3(0x03F8F)</u> bp0:TM8CAS=
	Description	Error correction	(3) Set the TM8CAS flag of the TM8MD1 register	(3) Set the TM8CAS flag of the TM8MD3 register
VIII-4	3	Description change	Both timers are operated by the enable signal of the <u>TM6BEN</u> .	Both timers are operated by the enable signal of the <u>timer 6 enable register</u> (TM6BEN).

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
VIII-6	TM6BEN	Error correction	bp2 Flag : <u>-</u> At reset : <u>-</u> Access : <u>-</u>	bp2 Flag : <u>Reserved</u> At reset : <u>0</u> Access : <u>R/W</u>
VIII-11	First Key	Description addition	= (count till the interrupt request - 1)	= (count till the interrupt request - 1) However, the interrupt generation cycle when the compare register is set to "00" is hte same as it is set to "01".
	First Note	Description addition	when the binary counter is read on the operation, uncertain	when the binary counter is read on the operation while CPU is operationg in the NORMAL mode, uncertain
	Second Note	Description addition	If fx is used as the clock source, the binary	If fx is used as the clock source while CPU is operationg in the NORMAL mode, the binary
	Fourth Note	Description addition	When the fx is selected for the count clock source and the value of the compare register is rewritten, the operation	When the fx is selected for the count clock source and the value of the compare register is rewritten while CPU is operationg in the NORMAL mode, the operation
VIII-13	Setup Procedure	Description addition	-	(1) Stop the counter TM6BEN(0x03F6C) bp0 :TM6EN =0
	Description	Description addition	-	(1) Set the TM6EN flag of the TM6BEN register to "0" to stop the timer 6 counting.
VIII-15	Figure 8.4.1	Error correction	MUX fpII fx	MUX fpII fx
VIII-16	Setup Procedure	Description addition	-	(1) Stop the counter TM6BEN(0x03F6C) bp1:TBEN =0
	Description	Description addition	-	(1) Set the TBEN flag of the TM6BEN register to "0" to stop the time base timer counting.
IX-5	bp7	Description change	0:TM0IOC 1:RMOUTC	0:Timer 0 output (TM0IOC) 1:Remote control carrier output (RMOUTC)
	bp6	Description change	0:TM0IOB 1:RMOUTB	0:Timer 0 output (TM0IOB) 1:Remote control carrier output (RMOUTB)
	bp4	Description change	0:TM0IOA 1:RMOUTA	0:Timer 0 output (TM0IOA) 1:Remote control carrier output (RMOUTA)
	bp2-1	Error correction	1- : Timer output	1-: <u>1/1 duty</u>
	bp0	Error correction	Remote control carrier base timer selection	Remote control carrier <u>output</u> base timer selection

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
IX-6	First Note	Description addition	-	When set RMOEN flag to "1", don't change the flags oter than RMOEN flag.
	Key	Description addition	-	Do not change RMDTY 1,0 flag, RMBTMS flag and TMORM flag with RMOEN flag
	Second Note	Description addition	-	The cycle of the remote control carrier output base timer is set to the system clock
	Third Note	Description addition	-	Always set "0" to the bp denoted by *.
IX-7	4	Error correction	Duty ratio is selectable from 1/2, 1/3, <u>Timer output</u> . Remote	Duty ratio is selectable from 1/1, 1/2, 1/3. Remote
	Figure 9.3.1	Error correction	Timer base cycle (timer output) RMOUT (1/2 duty) RMOUT (1/3 duty)	Remote control carrier output base timer cycle (timer output) RMOUT (1/1 duty) RMOUT (1/2 duty)
	Figure 9.3.2	Error correction	Timer base cycle (timer output) RMOEN output ON output OFF RMOUT (10 duly)	RMOEN output ON output OFF Remote control carrier output base timer (uniter output) RMOUT (1/3 outpy)
IX-8	First Key	Description deletion	When RMOEN flag is changed, the base cycle and the duty selection timer	-
	First Note	Description deletion	Set the timer output over 1 cycle of the system clock. The remote control carrier output	-
	Square	Description addition	Remote Control carrier Output Functions Setup	Remote Control carrier Output Functions Setup (<u>Timer0</u> , <u>Timer3</u>)
	2	Description addition	RMOUT pin with the timer 0 are shown below	RMOUT pin with the timer 0 used for the remote control carrier output base timer are shown below
	Figure 9.3.3	Error correction	Timer 0 base cycle (36.7 kMz)	
			Timer 0 base cycle	Remote control carrier output base timer cycle (36.7 kHz)
			(1/3 duty)	RMOUT output (1/3 duty)
	Description	Description addition	(6) Set the TM0PWM flag of the TM0MD register	(6) Set the TM0PWM <u>and TM0MOD</u> flags of the TM0MD register

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
IX-9	Setup Procedure	Error correction	(10) <u>Start the timer operation</u>(11) <u>Enable the remote control</u>	(10) Enable the remote control (11) Start the timer operation
	Description	Error correction	(10) <u>Set the TM0EN flag of the TM0MD</u> (11) <u>Set the RMOEN flag of the RMCTR</u>	(10) <u>Set the RMOEN flag of the RMCTR</u> (11) <u>Set the TM0EN flag of the TM0MD</u>
	First Note	Description addition	-	When enabled the remote control carrier output during timer operation, the duty of remote control carrier ouput
	Second Note	Description addition	-	When stop the remote control carrier output, execute the remote control carrier output stop setting (RMOEN=0). And after
X-2	Table 10.1.1	Description change	2 ¹⁶ of system clock 2 ¹⁸ of system clock 2 ²⁰ of system clock	2 ¹⁶ of system clock <u>cycle</u> 2 ¹⁸ of system clock <u>cycle</u> 2 ²⁰ of system clock <u>cycle</u>
X-3	Figure 10.1.1	Error correction	MRST STOP writeWDCTR WDEN DLYCTR 1/2 to 1/2** 1/2*	Write to WDCTR HALT 1/2 to 1/2 t 1/2 to 1
X-5	WDCTR	Description change	bp5-3 Set always to "0"	Description Always set to "0" *
	WDCTR	Error correction	bp2-1 Watchdog runaway detect cycles <u>setup</u>	bp2-1 Watchdog runaway detect cycles <u>selection</u>
	First Note	Description addition	-	Once WDEN flag is set to "1", WDEN flag can't be cleared to "0". But when
	Second Note	Description addition	-	Always set "0" to the bp denoted by asterisk.
X-6	DLYCTR	Error correction	bp3-2 00 : fs/2 ¹⁴ 01 : fs/2 ¹⁰ 10 : fs/2 ⁶ * 1 11 : fs/2 ² * 1	bp3-2 00 : 2 ¹⁴ of system clock cycle 01 : 2 ¹⁰ of system clock cycle 10 : 2 ⁶ of system clock cycle 11 : 2 ² of system clock cycle
	2	Error correction	*1:Do not use at high-speed operation (NORMAL mode). Use at slow-speed operation (SLOW mode).	-
	First Note	Description addition	-	We recommend selecting the oscillation stabilization time of high-speed and slow-speed oscillation by set of DLYS1-0
	First Key	Description addition	-	About buzzer function refer to [Chapter 11 Buzzer].

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
X-7	5	Description addition	As a result of the generation twice, consecutively, of the watchdog interrupt,	As a result of the generation twice, consecutively, of the watchdog interrupt (WDIRQ),
	First Note	Description addition	However, the watchdog timer stops during the HALT mode.	However, the watchdog timer stops during the Stop mode and the HALT mode.
	13	Error correction	the watchdog timer detects errors when, 1. The watchdog timer overflows. When the watchdog timer detects	the watchdog timer detects errors when, The watchdog timer overflows. When the watchdog timer detects
X-8	2	Error correction	The watchdog timer can be cleared by writing to the watchdog timer control register (WDCTR). The watchdog timer can be cleared regardless of the writing data	The watchdog timer can be cleared by writing to the watchdog timer control register (WDCTR) regardless of the writing data
	9	Error correction	The system clock is decided by the CPU mode control register (CPUM).	The system clock is decided by <u>setting of</u> the CPU mode control register (CPUM).
	Table 10.3.1	Description change	1. In NORMAL, IDLE, SLOW mode, the 7. The counting of is released.	Table 10.3.1
	First Note	Description change	Generally, in the system use STOP mode is used or not in the execution of	Note In the system use STOP mode is used or not in the execution of
X-9	1, Description	Error correction	system clock	system clock <u>cycle</u>
	First Note	Error correction	The operation, just before the watchdog interrupt may be executed wrongly. Therefore, if the watchdog interrupt is generated, initialize the system.	The operation, just before the watchdog interrupt may be executed wrongly. In that case, proper operation is not guaranteed.
XI-3	Figure 11.1.1	Error correction	fpll/2 ¹² fpll/2 ¹¹ fpll/2 ¹⁰ MUX fpll/2 ⁹ fx/2 ⁴ fx/2 ³	fpll/2 ¹² fpll/2 ¹¹ fpll/2 ¹⁰ fpll/2 ⁹ fx/2 ⁴ fx/2 ³
XI-6	First Note	Description addition	-	The BUZ0E flag and BUZS2 to 0 flags should not be set at the same time.
	First Key	Description addition	-	DLYS 1 to 0 flag is setting flag of watchdog timer function. Refer to [Chapter 10 Watchdog Timer] for watchdog timer function.
XI-7	First Key	Error correction	At the instant that the BUZOE flag is set to "0", the output of the buzzer becomes "Low".	At the instant that the BUZOE flag is set to "0", the output of the buzzer (BUZZER and NBUZZER) becomes "Low".

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
XI-8	First Note	Error correction	the buzzer output is switched <u>enable</u> from <u>disable</u> , the buzzer dividing counter is not cleared unless more than 1 clock of the low oscillation clock is secured.	the buzzer output is switched <u>disable</u> from <u>enable</u> , the buzzer dividing counter is not cleared unless more than 1 clock of the low oscillation clock is secured. <u>When enable buzzer output again</u> , enable buzzer <u>output after waiting one clock of low-speed oscillation clock</u> .
XII-4	Table 12.1.3	Description deletion	Communication style to Maximum transfer rate	-
XII-6	Table 12.1.5	Error correction	Communication format Standard mode (100 Kbit/s) High-speed mode (400 Kbit/s)	Communication format Standard mode (100 bit/s) High-speed mode (400 bit/s)
XII-7	Figure: 12.1.1	Error	Read/Ville SCORE S	Read/Wile Read/Wile Read/Wile Read/Wile Read-Wile Read-Wile
XII-8	Figure: 12.1.2	Error correction	Read/Ville SC/PEC S	SC 1995 SC 1
XII-9	Figure: 12.1.3	Error	ReadVibits Rea	SCHOOL S

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
XII-10	Figure: 12.1.4	Error	Bacadomia South Tolerancia Sulful Society South Society	Read/Wink
XII- 13,14, 15,16	PERIICR	Error correction	0x03FFE	0x03FFE
XII-16	First Note	Description addition	-	If changing the setting value of mode registers, execute rewriting after setting the serial forced reset
	Second Note	Description addition	-	If changing the setting value of mode register (except for SC4STE flag. SC4STPC flag. IIC4REX flag and SC4ACK0 flag)
XII-25	SCnMD1	Error correction	bp6 0 : Port 1 : <u>Transfer</u> clock I/O	bp6 0 : Port 1 : <u>Serial</u> clock I/O
		Error correction	bp5 Serial input control selection 0 : "1" input 1 : Serial input	bp5 Serial <u>data</u> input control selection 0 : "1" input 1 : Serial <u>data</u> input
XII-26	First Note	Description addition	-	If selecting the external clock (clock slave), set the internal clock that has the same or lower clock cycle to the external clock.
	First Key	Description addition	-	When set both bp5 of SCnSBIS flag and bp4 of SCnSBOS flag to "0", the serial forced reset is set and serial
	Second Note	Description addition	-	If setting the communication state of this serial interface to "UART", set the mode register (SCnMD1) to the serial
	First Note	Description addition	-	If changing the setting value of mode registers, execute rewriting after setting the serial forced reset
XII-28	SCnMD3	Error correction	bp7-6 11 : Reserved	bp7-6 11 : <u>Prohibited</u>
	First Note	Description addition	-	If selecting the external clock (clock slave), set the internal clock that has the same or lower clock cycle to the external clock.
XII-32	First Note	Description addition	-	If changing the setting value of mode register (except for SC4STE flag, SC4STPC flag, IIC4REX flag and SC4ACK0 flag)

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
XII-33	SC4MD2	Error correction	bp7-6 10 : Fix at "0" (Low) output 01 : Final data hold 11 : Reserved	bp7-6 01: Final data hold 10: Fix at "0" (Low) output 11: Prohibited
XII-34	SC4MD3	Description change	bp7-6 Flag, Description bp7 SC4SMB, SM-Bus support selection bp6 Reserved, Always set "0"	bp7-6 Flag, Description bp7-6 Reserved, Always set to "0" *
	SC4MD3	Error correction	bp1 Description ACK bit enable 0: Enable 1: Disable	bp1 Description ACK bit enable 0: <u>Disable</u> 1: <u>Enable</u>
	Second Note	Description change	Set the data to the serial interface 4 mode register 3 by Mov instruction, not by BSET/BCLR control. If data is set by	Set the setting data to the serial interface 4 mode register 3 by Mov instruction once, not by BSET/BCLR control. After read
	Third Note	Description change	-	Always set "0" to the bp denoted by asterisk.
XII-35	1	Error correction	Serial interface 4 has <u>10</u> bits of the address set register.	Serial interface 4 has <u>7</u> bits of the address set register.
	Square	Description deletion	- Reserved Register (Reserved: 0x03FB5)	-
	First Note	Description addition	-	Do not word access to SC4AD0 register
XII-37	First Note	Description addition	-	SC4ABT LST can not write "1"; can write "0" only.
XII-41	SC5STR	Error correction	bp0 At reset 0 Access R	bp0 At reset _ Access _
XII-42	First Second Note	Description change	-	First and second Note moved from XII-43
XII-43	Square	Error correction	Transmission Data Buffer Whether during data loading period or not is determined by monitoring the transmission buffer empty flag SCnTEMP of SCnsSTR	Transmission Data Buffer Whether during data loading period or not is determined by monitoring the trans- mission buffer empty flag SCnTEMP of SCnSTR
XII-45	2 from the bottom	Error correction	In master communication, communication blanks, from SCn(T)IRQ generation	Communication blanks, from SCn(T)IRQ generation
XII-49	10	Error correction	At emergency reset, the status register (the SCnBRKF flag of the SCnMD2 register, all flags of the <u>SCnSTR</u> register) is initialized to the reset value,	At emergency reset, the status register (the SCnBRKF flag of the SCnMD2 register, all flags of the SC0STR, SC1STR and SC2STR registers,
	Table 12.3.5	Error correction	Reserved	Prohibited

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
XII-55	5	Error correction	When transmission and reception are executed with the start condition "enable", "the start condition enable" should be	When transmission and reception are executed with the start condition "enable", "the start condition enable" should be
	First Note	Description change	When <u>executing</u> transmission and reception at the same time, <u>select "start condition disabled"</u> to prevent malfunction.	When operating transmission and reception at the same time, <u>select "start condition disable"</u> ; otherwise, it may cause improper operations.
XII-56	4, 8 Figure 12.3.16	Error correction	NORMAL mode	CPU operation mode
XII-57	Table	Error correction	<u>OSL</u> 0 : <u>1</u> , <u>0</u>	<u>OSL</u> 0 : <u>0→1</u> , <u>1→0</u>
XII-58	Table	Error correction	<u>0SL</u> 1 : <u>1</u> , <u>0</u>	<u>OSL</u> 1 : <u>0→1</u> , <u>1→0</u>
XII-59	Table	Error correction	<u>0SL</u> 2: <u>1</u> , <u>0</u>	<u>OSL</u> 2 : <u>0→1</u> , <u>1→0</u>
XII-60	Table	Error correction	<u>0SL</u> 3 : <u>1</u> , <u>0</u>	<u>OSL</u> 3 : <u>0→1</u> , <u>1→0</u>
XII-61	Table	Error correction	<u>0SL</u> 4 : <u>1</u> , <u>0</u>	<u>OSL</u> 4 : <u>0→1</u> , <u>1→0</u>
XII-62	Description	Error correction	(1) Set the SC1PSCE flag of the SC1MD3 register to "1" to select <u>"prescaler operation".</u>	(1) Set the SC1PSCE flag of the SC1MD3 register to "1" to select "prescaler count enable".
XII-63	Setup Procedure	Error correction	(8) Set the interrupt level SC1TICR(0x03FF8) bp7-6 :SC1LV1-0 =10	(8) Set the interrupt level PSW bp6:MIE =0 SC1TICR(0x03FF8) bp7-6:SC1LV1-0 =10
	Description	Error correction	(8) Set the interrupt	(8) Set the MIE flag of the PSW to "0" to prohibit the all maskable interrupt. Set the interrupt
	Setup Procedure	Error correction	(9) Enable the interrupt SC1TICR (0x03FF8) bp1 :SC1TIE =1	(9) Enable the interrupt SC1TICR (0x03FF8) bp1 :SC1TIE =1 PSW bp6 :MIE =1
	Description	Error correction	(9) prior to enabling the interrupt.	(9) prior to enabling the interrupt. Set the MIE flag of the PSW to "1" to enable the all maskable interrupt.
	1	Error correction	*Each setup in (1) to (3), (6) to (7) and (8) to (9) can be set at the same time.	*Each setup in (1) to (3) and (6) to (7) can be set at the same time.
XII-64	First Key	Error correction	SCOSBIS of the SCOMD1 register must be set to "1" to select "serial data input"	<u>SCnSBIS</u> of the <u>SCnMD1</u> register must be set to "1" to select "serial data input"
	Second Note	Description change	Key The transfer rate must be under 5.0 MHz	Note The transfer rate must be under 5.0 MHz

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
XII-65	Description	Error correction	(1) Set the SC1PSCE flag of the SC1MD3 register to "1" to select <u>"prescaler operation".</u>	(1) Set the SC1PSCE flag of the SC1MD3 register to "1" to select <u>"prescaler count enable".</u>
	Setup Procedure	Error correction	(5) Control the pin direction [set the pin corresponding to each serial] P0DIR (0x03F30) bp2-1 :P0DIR2-1 =11	(5) Control the pin direction [set the pin corresponding to each serial] P0DIR (0x03F30) bp2 :P0DIR2 =0 bp0 :P0DIR0 =0
	Description	Error correction	(5) Set the P0DIR2 -1 flags of the port 0 pin direction control register (P0DIR) to "11" to set p01 and p02 to output mode and p00 to input mode.	(5) Set the P0DIR2 flag of the port 0 pin direction control register (P0DIR) to "0" and set the P0DIR0 flag to "0" to set P00 and P02 to input mode.
XII-66	Description	Error correction	(7) for serial 0, 1 and 2. <u>Set the SC1SBOS</u> of the SC1MD1 register to "0" and the <u>SC1SBIS</u> and SC1SBTS flags to "1" to set	(7) for serial 0, 1 and 2. <u>Set the SC1SBIS</u> and SC1SBTS flags of the SC1MD1 register to "1" to set the SBI1 pin to the
	Setup Procedure	Error correction	(8) Set the interrupt level SC1TICR(0x03FF8) bp7-6 :SC1LV1-0 =10	(8) Set the interrupt level <u>PSW</u> <u>bp6 :MIE =0</u> SC1TICR(0x03FF8) bp7-6 :SC1LV1-0 =10
	Description	Error correction	(8) Set the interrupt	(8) <u>Set the MIE flag of the PSW to "0" to prohibit the all maskable interrupt.</u> Set the interrupt
	Setup Procedure	Error correction	(9) Enable the interrupt SC1TICR (0x03FF8) bp1 :SC1TIE =1	(9) Enable the interrupt SC1TICR (0x03FF8) bp1 :SC1TIE =1 PSW bp6 :MIE =1
	Description	Error correction	(9) prior to enabling the interrupt.	(9) prior to enabling the interrupt. Set the MIE flag of the PSW to "1" to enable the all maskable interrupt.
XII-67	1	Error correction	*Each setup (1) to (3) and (6) to (8) can be set at the same time.	*Each setup (1) to (3) and (6) to (7) can be set at the same time.
	First Note	Description deletion	Set the SCnSBIS of the SCnMD1 register to "0" and select a port in order to operate	-
	Second Note	Description change	Key The transfer rate must be under 5.0 MHz	Note The transfer rate must be under 5.0 MHz
	Third Note	Description addition	-	Insert three NOP instructions right after the instruction of the transition to HALT, STOP mode.
XII-68	First Note	Description addition	-	If setting the communication state of this serial interface to "UART", set the mode
XII-71	8	Description change	Set the next data to TXBUFn before the transmission complete interrupt SCnTIRQ is generated since the previous data setup	Set the next data to TXBUFn before the transmission complete interrupt SCnTIRQ is generated since data is setup to tranmission shift register
XII-73	Figure 12.4.4	Description addition	Figure:12.4.4 Setup Valuse of UART Serial Interface Transfer Speed (decimal)	Figure:12.4.4 Setup Valuse of UART Serial Interface Transfer Speed (decimal) when setting devide-by-8 clock source
XII-74	Figure 12.4.5	Description addition	Figure:12.4.5 Setup Valuse of UART Serial Interface Transfer Speed (decimal)	Figure:12.4.5 Setup Valuse of UART Serial Interface Transfer Speed (decimal) when setting devide-by-8 clock source

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
XII-75	Figure 12.4.6	Description addition	Figure:12.4.6 Setup Valuse of UART Serial Interface Transfer Speed (decimal)	Figure:12.4.6 Setup Valuse of UART Serial Interface Transfer Speed (decimal) when setting devide-by-16 clock source
XII-76	Figure 12.4.7	Description addition	Figure:12.4.7 Setup Valuse of UART Serial Interface Transfer Speed (decimal)	Figure:12.4.7 Setup Valuse of UART Serial Interface Transfer Speed (decimal) when setting devide-by-16 clock source
XII-80	Table	Error correction	<u>0SL</u> 0	OSL0
XII-81	Table	Error correction	<u>0SL</u> 1	OSL1
XII-82	Table	Error correction	<u>0SL</u> 2	OSL2
XII-83	Table	Error correction	<u>0SL</u> 3	OSL3
XII- 84,85		Error correction	(1), (2), (3), (4), (5), (6), (7)	$(1) \rightarrow (7), (2) \rightarrow (1), (3) \rightarrow (2), (4) \rightarrow (3), (5) \rightarrow (4), (6) \rightarrow (5), (7) \rightarrow (6)$
XII-85	Setup Procedure	Error correction	(8) Enable the interrupt IRQEPEN(0x03F4E) bp1 :IRQEPEN1 =1 PERIICR(0x03FFE) bp1 :PERIIE =1 SC1TICR (0x03FF5) bp1 :SC1TIE =1	(8) Enable the interrupt PSW bp6:MIE =0 IRQEPEN(0x03F4E) bp1:IRQEPEN1 =1 PERIICR(0x03FFE) bp1:PERIIE =1 SC1TICR (0x03FF8) bp1:SC1TIE =1 PSW bp6:MIE =1
	Description	Error correction	(8) Set the IRQEPEN1 flag of clear the request flag.	(8) Set the MIE flag of the PSW to "0" to prohibit the all maskable interrupt. Set the IRQEPEN1 flag of clear the request flag. Set the MIE flag of the PSW to "1" to enable the all maskable interrupt.
XII-86	Second Note	Description addition	-	When communication format of this serial interface set to "UART", set the Serial
XII-87	First Note	Description change	Key Make sure to set the SC4SBIS flag	Note Make sure to set the SC4SBIS flag
	Second Note	Description addition	-	Nch open-drain should be used for pin format because the bus is switched
XII-92	5	Description change	The stop condition should be requested only when this IIC occupies the bus as the master.	The stop condition should be requested only when this IIC occupies the bus as the master and communication is completed.
	First Note	Error correction	-	Do not write to transmission buffer (TXBUF4) until bus busy flag BUSBSY (SCSTR1:bp3) is set to "0" after
XII-93	5	Description change	When it is detected that the data line (SDA4 pin) changes while the clock line (SCL4 pin) is "H"	When it is detected that the data line (SDA4 pin) changes while the clock line (SCL4 pin) is "H" after start condition is detected

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
XII-94	7	Error correction	transmission starts with the clock transmitted from the master. In slave reception,	transmission starts with the clock transmitted from the master. It is not necessary to set data to TXBUF4 register because bus line is automatically opened when NACK is received. In slave reception,
	12	Error correction	the address compare flag SC4ADD_ACC of SC4STR1 is set to "1" and ACK is automatically transmitted.	the address compare flag SC4ADD_ACC flag of SC4STR1 register is set to "1" and ACK is automatically transmitted.
	8 from the bottom	Description change	and the ACK bit is stored in the <u>SC4ACK0</u> of the SC4MD3 register	and the ACK bit is stored in the SC4ACK0 flag of the SC4MD3 register
	3 from the bottom	Description change	At slave operation, the transmission is finished by automatically releasing the data line (SDA4).	At slave operation, it is not necessary to set data to TXBUF4 register because the transmission is finished by automatically releasing the data line (SDA4).
XII-95	4	Error correction	ACK bit level for output can be set with SC3ACK0 the SC3MD3 register.	ACK bit level for output can be set with SC4ACK0 flag the SC4MD3 register.
	7	Error correction	During master communication, when competing with other master, data is compared; If the communication is	During master transmission, data bus(SDA) compares output data from this circuit with every 1-bit to detect the competition
	2 from the bottom	Description addition	timing of flag set/clear.	timing of flag set/clear. The time is required between the data is set to TXBUF4 register and the SC4IICBSY flag is set (the communication is started) at most the internal transfer clock 1 cycle.
XII-99	Figure 12.5.11	Error correction	Clock (SCLIP)	Closs (CR.Tino)
	3	Error correction	-	- The SC4IICBSY flag is set to "1" after the elapse of 1 to 2 clocks of the clock source when the data is set to TXBUF4.
	9	Error correction	-	- The SC4IICBSY flag is set to "1" after the elapse of 1 to 10 clocks of the clock source when the data is set to TXBUF4.
	15	Error correction	-	- The SC4IICBSY flag is set to "1" after the elapse of 1 to 2 clocks of the clock source when the SC4STPC flag is set.
XII- 100	Figure 12.5.12	Error correction	Closs (CCL PRO) 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Common
	8	Error correction	-	- The SC4IICBSY flag is set to "1" after the elapse of 1 to 10 clocks of the clock source when the dummy data is set to TXBUF4.
	11	Error correction	(6) ACK bit output	(6) NACK bit output
	14	Error correction	-	- The SC4IICBSY flag is set to "1" after the elapse of 1 to 2 clocks of the clock source when the SC4STPC flag is set.

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
XII- 101	7, 13	Error correction	-	- The SC4IICBSY flag is set to "1" after the elapse of 1 to 10 clocks of the clock source when the data is set to TXBUF4.
XII- 102	7	Error correction	-	- The SC4IICBSY flag is set to "1" after the elapse of 1 to 10 clocks of the clock source when the data is set to TXBUF4.
XII- 103, 104	7, 13	Error correction	-	- The SC4IICBSY flag is set to "1" after the elapse of 1 to 10 clocks of the clock source when the dummy data is set to TXBUF4.
XII- 105	Table	Error correction	Pin setup (flag setup) SC4SEL register SC4SEL	Pin setup (flag setup) SC4SEL register OSL4
XII- 106	Table 12.5.6	Error correction	Pin : A stream (port 6)	Pin : A system (port 6)
	Table 12.5.6	Error correction	Master/Slave : Master	Master/Slave : Master (Multimaster)
	Description	Error correction	(1) Set the SC4PSCE flag of the SC4MD2 register to "1" to select prescaler operation.	(1) Set the SC4PSCE flag of the SC4MD2 register to "1" to select <u>"prescaler count enable"</u> .
	Description	Error correction	(3) Set the OSL4 flag of SC4SEL register to "0" to select A <u>stream</u> (port 6) for the I/O pin.	(3) Set the OSL4 flag of SC4SEL register to "0" to select A system (port 6) for the I/O pin.
XII- 107	Setup Procedure, Description	Description change	(6), (7), (8), (9)	(6)
XII- 108	Setup Procedure	Error correction	(10) Set the interrupt level SC4ICR(0x03FFC) bp7-6 :SC4LV1-0 =10	(10) Set the interrupt level PSW bp6:MIE =0 SC4ICR(0x03FFC) bp7-6:SC4LV1-0 =10
	Description	Error correction	(10) Set the interrupt	(10) <u>Set the MIE flag of the PSW to "0" to prohibit the all maskable interrupt.</u> Set the interrupt
	Setup Procedure	Error correction	(11) Enable the interrupt bp1 :PERIIE =1 bp0 :PERIIR =0	(11) Enable the interrupt bp1 :PERIIE =1 bp0 :PERIIR =0 PSW bp6 :MIE =1
	Description	Description change	(11) enabling interrupts. [Chapter	(11) enabling interrupts. Set the MIE flag of the PSW to "1" to enable the all maskable interrupt. [Chapter
XII- 109	2	Error correction	*(1) and (2) can be set at once. *(6) to (10) can be set at once. * Each setup in (11) and (12) can be set at once. once. *(13) to (14) can be set at once.	*(1) and (2) can be set at once. *Each setup in (8) and (9) can be set at once. once. *(10) to (11) can be set at once.

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
XII- 110	Table 12.5.7	Error correction	Pin : A stream (port 6)	Pin : A system (port 6)
	Table 12.5.7	Error correction	Master/Slave : Master	Master/Slave : Master (Multimaster)
	Description	Error correction	(1) Set the SC4PSCE flag of the SC4MD2 register to "1" to select <u>"prescaler operation"</u> .	(1) Set the SC4PSCE flag of the SC4MD2 register to "1" to select "prescaler count enable".
	Description	Error correction	(3) Set the OSL4 flag of SC4SEL register to "0" to select A stream (port 6) for the I/O pin.	(3) Set the OSL4 flag of SC4SEL register to "0" to select A system (port 6) for the I/O pin.
XII- 111	Setup Procedure, Destcription	Description change	(6). (7). (8)	(6)
	Description	Error correction	(6) Set the SC4ACKS flag of the serial 4 mode register 3 (SC4MD3) to "1" to select "ACK bit enabled". ACK bit is received at transmission and the level setting of ACK bit with the SC4ACKS flag is not needed.	(6) Set the SC4ACKS flag of the serial 4 mode register 3 (SC4MD3) to "1" to select "ACK bit enabled". ACK bit is received at transmission and the level setting of ACK bit with the SC4ACKO flag is not required
	Setup Procedure	Error correction	(11) Set the interrupt level SC4ICR(0x03FFC) bp7-6 :SC4LV1-0 =10	(11) Set the interrupt level PSW bp6:MIE =0 SC4ICR(0x03FFC) bp7-6:SC4LV1-0 =10
	Description	Error correction	(11) Set the interrupt level by the <u>SL4LV</u> 1-0 flags	(11) <u>Set the MIE flag of the PSW to "0" to prohibit the all maskable interrupt.</u> Set the interrupt level by the <u>SC4LV</u> 1-0 flags
XII- 112	Setup Procedure	Error correction	(12) Enable the interrupt bp1 :PERIIE =1 bp0 :PERIIR =0	(12) Enable the interrupt bp1 :PERIIE =1 bp0 :PERIIR =0 PSW bp6 :MIE =1
	Description	Error correction	(12) Control Register Setup]	(12) Control Register Setup] Set the MIE flag of the PSW to "1" to enable the all maskable interrupt. [Chapter
	Description	Error correction	(14) Communication complete interrupt (SC4TIRQ) is generated	(14) Communication complete interrupt (SC4IRQ) is generated
	1	Description addition	-	*(1) and (2) can be set at once. *Each setting in (9) to (10) can be set at once. *(10) to (11) can be set at once.
	First Note	Description addition	-	Set each flag in accordance with the order of the setup procedure. Activate the
XII- 116	Table 12.6.2	Error correction	Item Clock pin (<u>SCI</u>)	Item Clock pin (<u>SCL</u>)
	Description	Error correction	(3) Set the <u>SC5SL</u> flag of the <u>OSL5</u> register	(3) Set the OSL5 flag of the SC5SEL register

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
XIII-3	First Note	Description addition	-	This function can't be used ni STOP/HALT mode.
	Second Note	Description addition	-	Don't execute mode switching as follows:
	First Key	Description addition	-	To realize a low power consumption, ladder resistance is turned OFF before STOP/ HALT mode switching.
	Third Note	Description addition	-	The reference voltage input V_{ref+} pin uses value of 2.0 V \leq $V_{ref+} \leq$ V_{DD5} . When
XIII-6	ANCTR0	Error correction	bp2, 5-4 1XX:fs/16 *as T _{AD} >800 ns	bp2, 5-4 1XX:fs/16 111:Prohibited *as <u>800 ns ≤T_{AD}≤15.26 μs</u>
XIII-8	ANCTR2	Error correction	bp6-5 11: <u>Continuous conversion</u> or Set ANST flag to "1"	bp6-5 11: <u>A/D conversion interrupt</u> or Set ANST flag to "1"
XIII-11	Fifth Note	Description addition	-	If the flags of ANCTR0, ANCTR1 are changed during A/D conversion, we can't guarantee the operation and the result
XIII-12	4	Error correction	Set the A/D conversion cycle (T _{AD}) more than 800 ns.	Set the A/D conversion cycle (T _{AD}) more than 800 ns or less than 15.26 µs.
	Table: 13.3.1	Error correction	244.14 μs 488.28 μs 976.56 μs 15.26 μs 1953.12 μs	244.14 μs (<u>no usable</u>) 488.28 μs (<u>no usable</u>) 976.56 μs (<u>no usable</u>) 15.26 μs 1953.12 μs (<u>no usable</u>)
	Square	Description change	A/D Conversion <u>Sampling</u> Time (T _S) Setup	A/D Conversion <u>Sample Hold</u> Time (T _S) Setup
XIII-13	Key	Error correction	, the valid edge should be assigned at REDG flag of the continuous conversion control register (ANCTR2) and	,the valid edge should be assigned at REDG flag of the external interrupt control register (IRQ2ICR) and
XV-3	Second Note	Error correction	Set bp <u>0</u> of the low-speed oscillation <u>switching</u> register (XSEL) to "1" before the transition to the slow oscillation mode.	Set bp5 of the low-speed oscillation selection register (XSEL) to "1" before the transition to the slow oscillation mode.
XV-4	4	Error correction	Switching of normal port, common pin and <u>VLC</u> pin is controlled with the LCD output control register 0 (LCCTR0).	Switching of normal port, common pin and V_{LC1} pin to V_{LC3} pin are controlled with the LCD output control register 0 (LCCTR0).
	7	Error correction	Segment pin, common pin and <u>VLC pin</u> are switchable to I/O port in 1-bit unit.	Segment pin, common pin and $\underline{V_{LC1}}$ pin to $\underline{V_{LC3}}$ pin are switchable to I/O port in 1-bit unit.
XV-5	Figure 15.1.1	Error correction	CCOMO STATE OF STATE	Some final part of the control of th

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
XV-7	Table 15.2.2	Error correction	Table 15.2.2: <u>LCD Control Registers List</u>	Table 15.2.2: <u>LCD Mode Control Register 1</u>
	LCDMD1	Error correction	Flag bp5 <u>DUTY1</u> bp4 <u>DUTY0</u>	Flag bp5 <u>LCDTY1</u> bp4 <u>LCDTY0</u>
	LCDMD1	Error correction	bp6 description Set always "0".	bp6 description Always set to "0" *.
XV-8	Second Note	Description addition	-	When the LCDEN flag of LCDMD1 register being set, do not change other flags of LCDMDn register to prevent malfunction.
	Third Note	Description addition	-	Always set "0" to the bp denoted by asterisk.
XV-9	Table 15.2.3	Error correction	Table 15.2.3: <u>LCD Control Registers List</u>	Table 15.2.3: <u>LCD Mode Control Register 2</u>
	LCDMD2	Description change	bp7-4/1-0 Description Set always "0".	bp7-4/1-0 Description Always set to "0" *.
	First Note	Description addition	-	Always set "0" to the bp denoted by asterisk.
XV-10	Table 15.2.4	Error correction	Table 15.2.4: <u>LCD Control Registers List</u>	Table 15.2.4: <u>LCD Mode Control Register 3</u>
	LCDMD3	Description change	bp7-4 Description Set always "0".	bp7-4 Description Always set to "0" *.
	First Note	Description addition	-	Always set "0" to the bp denoted by asterisk.
XV-11	1	Error correction	that switches Port I/O (P92 to 94) and nd VLC pins (VLC1 to VLC3). The value of the LCCTR0 register is set I/O port at reset.	that switches Port I/O (P84 to P87) and VLC pins (COM0 to COM3) and switches Port I/O (P92 to 94) and VLC pins (V_{LC1} to V_{LC3}). The value of the LCCTR0 register is set port at reset.
	Table 15.2.5	Error correction	Table 15.2.5: <u>LCD Control Registers List</u>	Table 15.2.5: <u>LCD Output Control Register</u> 0
	LCCTR0	Description change	bp3 Description Always set to "0".	bp3 Description Always set to "0" *.
XV-12	Key	Description change	If internal voltage booster circuit is used,	P94(V _{LC1)} , P93(V _{LC2)} and P92(V _{LC3)} can be used as a port
	First Note	Description addition	-	Always set "0" to the bp denoted by asterisk.
XV- 13-19	2	Error correction	At reset, these ports are set to the input port.	At reset, these ports are set to the port.
XV-13	Table 15.2.6	Error correction	Table 15.2.6: <u>LCD Control Registers List</u>	Table 15.2.6: <u>LCD Output Control Register</u> 1
XV-14	Table 15.2.7	Error correction	Table 15.2.7: LCD Control Registers List	Table 15.2.7: LCD Output Control Register 2
XV-15	Table 15.2.8	Error correction	Table 15.2.8: <u>LCD Control Registers List</u>	Table 15.2.8: <u>LCD Output Control Register</u> 3
XV-16	Table 15.2.9	Error correction	Table 15.2.9: <u>LCD Control Registers List</u>	Table 15.2.9: <u>LCD Output Control Register</u> 4
XV-17	Table 15.2.10	Error correction	Table 15.2.10: <u>LCD Control Registers List</u>	Table 15.2.10: <u>LCD Output Control Register</u> <u>5</u>

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
XV-18	Table 15.2.11	Error correction	Table 15.2.11: <u>LCD Control Registers List</u>	Table 15.2.11: <u>LCD Output Control Register</u> 6
XV-19	Table 15.2.12	Error correction	Table 15.2.12: <u>LCD Control Registers List</u>	Table 15.2.12: <u>LCD Output Control Register 7</u>
XV-22	5	Error correction	voltage $\underline{V_{DD}}$ for LCD panel drive can be used at higher voltage than the V_{DD5} power supply (usable at $V_{LCD} \le \underline{V_{DD}} \le 5.5$ V).	voltage $\underline{V_{LCD}}$ for LCD panel drive can be used at higher voltage than the V_{DD5} power supply (usable at $V_{LCD} \le \underline{V_{DD5}} \le 5.5 \text{ V}$).
XV-25	Figure 15.3.2	Error correction	LCD Power Supply Connection	LCD Power Supply Connection (In external Voltage divider)
	Key	Description change	In Figure:15.3.3, a bypass capacitor C (0.01 μ F to 0.1 μ F) is used to lower the impedance of power supply.	In Figure:15.3.3, a bypass capacitor C (about 0.1 μ F) is used to lower the impedance of power supply.
XV-26	Table 15.3.3	Description addition	Table: 15.3.3	Table: 15.3.3 <u>LCD voltage when using</u> the internal voltage dividing resistor
	First Key	Description addition	-	P94(V _{LC1)} , P93(V _{LC2)} and P92(V _{LC3)} can be used as a port
XV-28	5	Desctiption change	Refer to XV-22. Figure: 15.3.5 for the LCD power supply connection. Refer to Chapter 15.4 LCD display for connection of LCD panel.	Refer to XV-22. Figure: 15.3.2 for the LCD power supply connection. Refer to [Chapter 15.15.4 Display] for connection of LCD panel.
	Description	Error correction	(3) Set COMSL3 to 0 flags of the LCD mode control register <u>1</u> (LCCTR <u>1</u>)	(3) Set COMSL3 to 0 flags of the LCD mode control register <u>0</u> (LCCTR0)
	Setup Pro- cedure	Error correction	(5) bp5-4 : <u>DUTY1</u> -0 = 00	(5) bp5-4 : <u>LCDTY1</u> -0 = 00
XV-31	4	Error correction	[Chapter 16. 15.4.1 LCD Display (static)]	[Chapter <u>15</u> . 15.4.1 <u>static</u>]
	Description	Error correction	(5) [Chapter 15.4.2. Setup example (static)]	(5) [Chapter 15.4. <u>1. static]</u>
XV-35	4	Error correction	[Chapter 15.4.1 LCD Display (static)]	[Chapter <u>15. 15.4.3 1/2 Duty</u>]
	Setup Pro- cedure	Error correction	(2) bp5-4 : <u>DUTY</u> 1-0= 10	(2) bp5-4 : <u>LCDTY</u> 1-0= 10
	Description	Error correction	(2) Set the <u>DUTY1 to DUTY0</u> flags of	(2) Set the <u>LCDTY1 to LCDTY0</u> flags of
XV-39	4	Error correction	[Chapter 15.4.1 LCD Display (static)]	[Chapter <u>15. 15.4.5 1/3 Duty</u>]
	Setup Pro- cedure	Error correction	(2) bp5-4 : <u>LCDDDTY</u> 1-0= 10	(2) bp5-4 : <u>LCDTY</u> 1-0= 10
XV-43	Setup Pro- cedure	Error correction	(2) bp5-4 : <u>DUTY</u> 1-0= 10	(2) bp5-4 : <u>LCDTY</u> 1-0= 10
	Description	Error correction	(2) Set the <u>DUTY1 to DUTY0</u> flags of	(2) Set the <u>LCDTY1 to LCDTY0</u> flags of
	Description	Description addition	(5) Display "23" the segment output latch SEG0 to SEG7.	(5) Display "23" the segment output latch SEG0 to SEG7. [Chapter 15 15.4.7 1/4 duty]

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
XVI-2	First Key	Error correction	type of interrupt ATCn, a regular interrupt is generated after the automatic transfer ends.	type of interrupt ATCn, <u>hardware handling of</u> a regular interrupt is generated after the automatic transfer ends.
	First Note	Description addition	-	The order of an interrupt acceptace may be changed by software when setting each
	Third Key	Description addition	-	ATC1 can't be used in standby mode (HALT mode and STOP mode). ATC1 starts
XVI-3	Table 16.1.1	Description addition	Serial 0 transmission buffer empty, Serial 0 transmission complete interrupt Serial 0 transmission buffer empty, Serial 0 transmission complete interrupt Serial 0 transmission buffer empty, Serial 0 transmission complete interrupt Serial 0 transmission buffer empty, Serial 0 transmission complete interrupt Serial 0 transmission buffer empty, Serial 0 transmission complete interrupt * Software startup	Serial 0 transmission buffer empty, Serial 0 transmission complete interrupt *1 Serial 0 transmission buffer empty, Serial 0 transmission complete interrupt *1 Serial 0 transmission buffer empty, Serial 0 transmission complete interrupt *1 Serial 0 transmission buffer empty, Serial 0 transmission buffer empty, Serial 0 transmission complete interrupt *1 Software startup
XVI-4	First Note	Description addition	-	Change the ATCn activation factor and the transfer mode while ATCn transfer is
XVI-7	ATnCNT0	Error correction	bp7 Flag FM0DE	bp7 Flag FMODE
	ATnCNT0	Description change	bp1 Description Set always "0".	bp1 Description Always set to "0" *.
	First Note	Description addition	-	ATnACT flag of the ATCn control register0 (ATnCNT0) is cleared by hardware
	Second Note	Description addition	-	Always set "0" to the bp denoted by asterisk.
XVI-8	AT0CNT1	Description change	bp5 Description Set always "0".	bp5 Description Always set to "0" *.
	Second Note	Description addition	-	Always set "0" to the bp denoted by asterisk.
	Third Note	Description addition	-	Bp5 of the ATCn control register1 (ATnCNT1) may be set by hardware
XVI-9	AT1CNT1	Description change	bp5 Description Set always "0".	bp5 Description Always set to "0" *.
	Second Note	Description addition	-	Always set "0" to the bp denoted by asterisk.
XVI- 14	Second Key	Description addition	-	When the software activation is selected as an activation factor of ATCn, maximum
XVI- 15	First Key	Description addition	I/O space (special registers) 3 cycles	I/O space (special registers) 3 cycles LOAD cycle and STORE cycle are set as follows. An access timing corresponding to each memory space + 1 cycle
XVI- 16	First Note	Description addition	-	Set the memory address while ATCn transfer is disabled (ATnEN flag of the
XVI- 17	First Note	Description addition	-	Set the number of data transfer while ATCn transfer is disabled (ATnEN flag of the

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
XVI- 18	12	Error	ATCn is activated everytime when timer 0 overflows and the automatic transfer begins. After fifth data transfers (activated by fifth timer 0 overflow) is	ATCn is activated everytime when interrupt request of timer 0 interrupt generates and the automatic transfer begins. After fifth data transfers (activated by fifth timer 0 interrupt request generation) is
	Second Note	Description addition	-	Set the data transfer mode while ATCn transfer is disabled (ATnEN flag of the
XVI- 35	12	Error correction	is set, the ATCn data transfer shuts down immediately. During this	is set, the ATCn data <u>automatic</u> transfer shuts down immediately <u>after one byte</u> <u>transfer completed</u> . During this
XVI- 36	12	Error correction	is set, the ATCn data transfer shuts down immediately. During this	is set, the ATCn data <u>automatic</u> transfer shuts down immediately <u>after one byte</u> <u>transfer completed.</u> During this
XVI- 37	Setup Procedure	Error correction	-	(1) <u>Disable the data automatic transfer ATnCNT0</u> (AT0CNT0:0x03EC0,AT1CNT0:0x03ED0) bp0 :ATnEH = 0
	Description	Error correction	-	(1) <u>Set the ATnEN flag of ATnCNT0 register to "0" to disable ATCn data automatic transfer.</u>
XVI- 38	First Note	Description addition	-	Set the ATCn data automatic transfer while ATCn transfer is disabled (ATnEN flag of
XVII-5	First Note	Error correction	 The external wait count <u>≥</u> WTHLD, RDHLD.	The external wait count \geq WTHLD, RDHLD.
	Third Note	Description addition	To use AC timing variable function, set the EXW1-0 to "01" (1 wait) or "10" (2 wait).	To use AC timing variable function, set the EXW1-0 to "01" (1 wait) or "10" (2 wait). If set to "11" (3 wait), the operation is not guaranteed.
XVII-6	6	Error correction	, "hold" means the expanded cycle of the hold time.	, "WTHLD0" and "WTHLD1" means the expanded cycle of the hold time.
	First Note	Description addition	-	In order to prevent through current,, pull-down resistor or level hold circuit etc (Please take special caution in the standby mode.)
	Second Note	Description addition	-	This function is for reference and does not guarantee AC timing. Please contact us if you consider using this function.
XVII-7	Setup Pro- cedure	Description addition	(2) Set the ACTMD register bp5-4: WTHLD1-0 = 01	(2) Set the ACTMD register ACTMD (0x03F06) bp5-4: WTHLD1-0 = 01
XVIII- 2	Figure 18.1.1	Description change	-	Figure is changed
	First Note	Description Deletion	(For instance, in the case of MN101EF29G, when block 1 and 2 are programmed separately, 2 programming count is added.)	(For instance, when block 1 and 2 are programmed separately, 2 programming count is added.)
XVIII- 3	Table 18.1.1	Description addition	Programming area MAIN DATA	Programming area MAIN DATA <u>BOOT</u>
		Description change	Matsushita Electric Industrial Co., Ltd	Panasonic Corporation
		Description deletion	-	Website column deleted.

Page	Line	Definition	Former Edition (1.4)	New Edition (2.1)
XVIII- 5	4 from the bottom	Description change	Matsushita Electric Industrial Co., Ltd	Panasonic Corporation
XVIII- 6	Figure 18.3.1	Description change	VOD/to level describer NRST	NEST VODby twid describe) NEST NEST Viets NEST Viets NEST Viets NEST NE
	7	Description addition	Pins : :	Pins : OSC1 (16 pin): Clock input pin OSC1 (17 pin): Clock input pin :
	First Note	Description addition		Please note that though the lower limit of microcontroller operation power voltage is 2.2V, in programming it is 2.7V
XVIII- 8	-	Specificatio n addtion	-	18.4 Microcontroller Rewriting Mode
XVIII- 28	-	Specificatio n addtion	-	18.5 Connecting the PX-FW2
XVIII- 30	-	Specificatio n addtion	-	18.6 Component Value Calculations
XVIII- 34	-	Specificatio n addtion	-	18.7 Flash Memory Programming Procedure
XVIII- 35	-	Specificatio n addtion	-	18.8 Boot Area Programming Procedure
XVIII- 36	-	Specificatio n addtion	-	18.9 ROM Programming Service
XVIII- 39	-	Specificatio n addtion	-	18.10 Special Function Resisters Llst

Remark: Definition in the above table is classified according to the content of changes as follows. Error correction, Description change, Description addition, Description deletion: For the description of LSI manual.

Specification change, Specification addition, Specification deletion: For microcontroller's specification.

The following shows the changes in the publication of "MN101E29G/F29G LSI User's Manual" (From the 1st Edition 2nd Printing dated in May, 2006 to the 1st Edition 4th Printing dated in January, 2008.)

Page	Line	Definition	Former Edition (1.2)	New Edition (1.4)
II-17,18	Note	Description Addtion		It is not guaranteed to ensure proper operation in accessing to unimplemented spaces, such as internal ROM/RAM spaces without memory (ROM/RAM) and special register spaces without special register.

Remark: Definition in the above table is classified according to the content of changes as follows. Error correction, Description change, Description addition, Description deletion: For the description of LSI manual

Specification change, Specification addition, Specification deletion: For microcontroller's specification.

The following shows the changes in the publication of "MN101E29G/F29G LSI User's Manual" (From the 1st Edition dated in March, 2005 to the 1st Edition 2nd Printing dated in May, 2006.)

Page	Line	Definition	Former Edition (1.0)	New Edition (1.2)
I-30	*2	Change	between power supply pin and the ground for latch-up prevention	between VDD5 power supply pin and the ground for latch-up prevention
	*3	Add	-	T8OC2IRQ-Timer 8 interrupt (16-bit timer)
I-39	Table	Change	40. MAX: <u>±400</u>	40. MAX: <u>±500</u>
II-23	Figure 2.2.5	Change	0x03EF9: <u>P8OMD2</u>	0x03EF9: Reserved
II-27	RCCTR0	Change	Flag bp7: _ At reset bp7: _ Access bp7: _	Flag bp7: Reserved At reset bp7: 0 Access bp7: RW
II-39	Figure 2.4.4	Change	0x <u>8</u> FFFF	0x <u>E</u> FFFF
IV-10	POOMD	Change	Flag bp4: <u>-</u> At reset bp4: <u>-</u> Access bp4: <u>-</u>	Flag bp4: P0OMD4 At reset bp4: 0 Access bp4: RW
			bp4: <u>-</u>	bp4: P03 special function setting 0: TM0IOB/RMOUTB 1: TM2IOB
			bp3: I/O port, TM2IOB/RMOUTB selection 1: TM2IOB/RMOUTB	bp3: I/O port, <u>TM0IOB</u> /TM2IOB/RMOUTB selection 1: <u>TM0IOB</u> /TM2IOB/RMOUTB
			bp2 1: SYSCLK	bp2 1: <u>TM9IOB</u>
			bp1 1: <u>NBUZZER</u>	bp2 1: <u>TM8IOB</u>
			bp1 1: BUZZER	bp2 1: <u>TM7IOB</u>
IV-20	6 to 7 from the bottom		To read out the data of AC zero-cross, set the bp7, 4 of the noise filter control register (NFnCTR) to "1",	To <u>use the detection function</u> of AC zero- cross, set the <u>bp7, 3 of the AC zero-cross</u> <u>detection interrupt control register</u> (ACZCTR) to "1",
IV-31	Last para- graph	Add	=	P47 is also used as the serial 5 clock input pin. When the SEL12C flag
IV-34	P4ODC	Change	-	P4ODC register Table is changed

Page	Line	Definition	Former Edition (1.0)	New Edition (1.2)
IV-40	P5ODC	Change	Flag bp1: P5ODC bp0: = At reset bp1: 0 bp0: = Access bp1: R/W bp0: = bp0: =	Flag bp1: _ bp0: P5ODC0 At reset bp1: _ bp0: 0 Access bp1: _ bp0: R/W bp0: Nch open-drain output selection 0: Push-pull output 1: Nch open-drain output
IV-42	BUZSEL	Change	Flag bp4: <u>P5OMD14</u> bp3: <u>P5OMD13</u> bp2: <u>P5OMD12</u> bp1: <u>P5OMD11</u>	Flag bp4: BUZSEL4 bp3: BUZSEL3 bp2: BUZSEL2 bp1: BUZSEL1
IV-66	P9OMD	Change	Flag bp4: SYSCLK bp4: I/O port, SYSCLK selection 0: Output 1: Not output	Flag bp4: Reserved bp4: Always set to "0".
IV-82	Table 4.15.1	Add	-	PACNT, Add Port 8
IV-83	-	Add	-	Add Port 8 description
V-51	The last paragraph	Change	TM0BC starts to count up from 0x00 with negative edge of the external interrupt 0 (IRQ0) input as a trigger. Timer 0 continues to	At sampling the negative edge of the external interrupt 0 (IRQ0) input with the count clock, the internal enable is set. And after the setting, the next count clock makes
VI-9	The first key mark	Change	the interrupt request flag is set and the binary counter is cleared, at the next count clock. So set the compare register as: Compare register setting = (count till the interrupt request -1)	the value of the internal count clock is inverted at the next count clock. So set the compare register as: Compare register setting = (count till the compare match -1)
VII-56	Figure 7.7.4	Change	<u>152.6</u> Hz	<u>400</u> Hz
IX-9	Step (9)	Change	To get <u>1/2 dividing</u> of 36.7 kHz (73.4 kHz)	To get <u>2-times frequency</u> of 36.7 kHz (73.4 kHz)
XI-3	Figure 11.1.1	Change	NBUZZERA MUX P54 BUZZERA MUX P63 NBUZZERB MUX P15/TM7IOC	Port P53 BUZZER Port P53 BUZZER MUX P53 BUZZERB MUX P16 TM8OCPort P16 BUZZERB MUX P15

Page	Line	Definition	Former Edition (1.0)	New Edition (1.2)
XII-7 to 12	Figure 12.1.1 to 12.1.2	Change	SCOCKM MUX SCOSEL Timers 0-4,	SLO S D D D D D D D D D D D D D D D D D D
XII-82	6	Change	-	Add IRQEXPEN
XV-13	1	Change	port I/O (P60 to P63, P54 to P57)	port I/O (P60 to P63, P50 to P53)
	LCCTR3	Change	bp7: SEG23/Port <u>54</u> selection 0: Port <u>54</u>	bp7: SEG23/Port <u>53</u> selection 0: Port <u>53</u>
			bp6: SEG22/Port <u>55</u> selection 0: Port <u>55</u>	bp6: SEG22/Port <u>52</u> selection 0: Port <u>52</u>
			bp5: SEG21/Port <u>56</u> selection 0: Port <u>56</u>	bp5: SEG21/Port <u>51</u> selection 0: Port <u>51</u>
			bp4: SEG20/Port <u>57</u> selection 0: Port <u>57</u>	bp4: SEG20/Port <u>50</u> selection 0: Port <u>50</u>
XV-14	1	Change	port I/O (P50 to P53, P44 to P47)	port I/O (<u>P54 to P57</u> , P44 to P47)
	LCCTR4	Change	bp3: SEG27/Port <u>50</u> selection 0: Port <u>50</u>	bp3: SEG27/Port <u>57</u> selection 0: Port <u>57</u>
			bp2: SEG26/Port <u>50</u> selection 0: Port <u>50</u>	bp2: SEG26/Port <u>56</u> selection 0: Port <u>56</u>
			bp1: SEG25/Port <u>51</u> selection 0: Port <u>51</u>	bp1: SEG25/Port <u>55</u> selection 0: Port <u>55</u>
			bp0: SEG24/Port <u>52</u> selection 0: Port <u>52</u>	bp0: SEG24/Port <u>54</u> selection 0: Port <u>54</u>
XVI-8	-	Change	ATCn control register(AT0CNT1:0x03EC1, AT1CNT1:0x03ED1)	Changed to ATC0 control register1 (AT0CNT1:0x03EC1), ATC1 control register1(AT1CNT1:0x03ED1)
XVIII-2	10	Add	-	-Data area description is added
	Figure 18.1.1	Add	User Program Area 0x00000 Block 1 32 KByte MAIN area (M0) Block 2 32 KByte 0x0FFFF 0x10000 Block 3 32 KByte MAIN area (M1) Block 3 32 KByte MAIN area (M2) Block 4 32 KByte MAIN area (M3)	User Program Area 0x00000 Block 1 32 KByte MAIN area (M0) 0x07FFF 0x08000 Block 2 32 KByte MAIN area (M1) 0x00FFF 0x10000 Block 3 32 KByte MAIN area (M2) 0x1FFFF 0x18000 Block 4 32 KByte MAIN area (M3) 0x1FFFF 0x18000 Block 4 32 KByte MAIN area (M3)
XVIII-3	Table 18.1.1	Add	-	Data area field is added OBJECT Co., Ltd. field is added

Page	Line	Definition	Former Edition (1.0)	New Edition (1.2)
XVIII-5	The last line	Add	-	OBJECT Co., Ltd. description is added
XVIII-7	Table	Add	Frequency -	Frequency 2.0 to 20 MHz
XVIII-7	Note	Add	-	Do not set the relation between micro- controller clock pin frequency and communication clock frequency to 1/ 20 or less.

Inquiries

If you have questions regarding technical information on this manual, please visit the following URL.

Panasonic Corporation

URL: http://www.semicon.panasonic.co.jp/en

Microcomputer Home Page
 http://www.semicon.panasonic.co.jp/e-micom

MN101E29G/F29G LSI User's Manual Vol.2

March 15, 2012 2nd Edition 1st Printing

Issued by Panasonic Corporation

© Panasonic Corporation 2012

Tel: 81-75-951-8151