Microprocessor and Computer Architecture UE21CS251B

4th Semester, Academic Year 2022-23

Date:

Name: Nihal T M	SRN: PES2UG21CS333	Section:F		
Week#1	Program Number: Title of the Program	1		
Write an ALP using ARM instruction set to check if a number stored in a register is even or odd. If even, store 00 in R0, else store FF in R0				
I. Code:				
.text				
LDR RO,=a				
LDR R1,[r0]				
AND R2,R1,#1				
CMP R2, #0				
BEQ even				
BNE odd				

even: MOV R0,#00

BEND

odd: MOV R0, #255

BEND

END:

.data

a:.word 10

II. Screen Shot:

a) when number is even

```
4 ▶ p4.s
Floating Point
                                  .text
00001000:E59F0020
00001004:E5901000
00001008:E2012001
Hexadecimal
                                                                      LDR R0,=a
       Unsigned Decimal
                                                                     LDR R0,=a
LDR R1,[r0]
AND R2,R1,#1
CMP R2, #0
BEQ even
BNE odd
        Signed Decimal
           :00000000
                                   0000100C:E3520000
R1
           :0000000a
                                   00001010:0A000000
R2
          :00000000
                                   00001014:1A000001
R3
           :00000000
                                                                     even: MOV R0,#00
B END
R4
           :00000000
                                  00001018:E3A00000
0000101C:EA000001
           :00000000
R5
R6
           :00000000
                                   00001020:E3A000FF
                                                                      odd: MOV R0, #255
R7
           :00000000
                                   00001024:EAFFFFF
                                                                      B END
R8
           :00000000
R9
           :00000000
                                   00001028:
                                                                      END:
R10(sl):00000000
R11(fp):00000000
R12(ip):00000000
R13(sp):00005400
R14(lr):00000000
                                    data
                                   0000102C:
                                                                      a: .word 10
R15(pc):00001028
CPSR Register
Negative(N):0
Zero(Z) :1
Carry(C) :1
Overflow(V):0
IRQ Disable:1
FIQ Disable:1
Thumb(T)
                 :0
CPU Mode
                  :System
0x600000df
```

b) when number is odd



III. Output Table:

Input	Output
R1=10	R0=00
R1=11	R0=ff (255)

Week#	_1	Program Number:	2

Title of the Program

Write an ALP to compare the value of R0 and R1, add if R0 = R1, else subtract

I. ARM Assembly Code:

.text

LDR R0,=a

LDR R1,=b

LDR R2,=c

LDR R3,[r0]

LDR R4,[r1]

CMP R3,R4

beq add

sub r5,r3,R4

STR r5,[r2]

B END

add:

add r5,r3,R4

STR r5,[r2]

END:

.data

a:.word 10

b:.word 6

c:.word 0


II. Output Screen Shot (Two)

The output should be verified for both equal and nor equal values

a. when r0 and r1 are equal:

```
4 | ▶ | p5.s
Floating Point
      Hexadecimal
                          00001000:E59F0028
                                                     LDR RO, =a
     Unsigned Decimal
                          00001004:E3A01D41
                                                     LDR R1,=b
      Signed Decimal
                          00001008:E59F2024
                                                     LDR R2,=c
        :0
                                                     LDR R3, [r0]
                          0000100C:E5903000
        :0
                                                     LDR R4, [r1]
                          00001010:E5914000
R1
                                                     CMP R3, R4
R2
        :4164
                          00001014:E1530004
                          00001018:0A000002
                                                     beq add
R3
        :10
                          0000101C:E0435004
                                                     sub r5, r3, R4
R4
        :10
                                                     STR r5, [r2]
                          00001020:E5825000
R5
        :20
                          00001024:EA000001
                                                     B END
R6
        : 0
                          00001028:
                                                     add:
R7
        :0
                          00001028:E0835004
                                                     add r5, r3, R4
R8
        :0
                          0000102C:E5825000
                                                     STR r5, [r2]
R9
        :0
                          00001030:
                                                     END:
R10(sl):0
R11(fp):0
                          .data
R12(ip):0
                          0000103C:
                                                     a:.word 10
R13(sp):21504
                                                     b: .word 10
                          00001040:
R14(lr):0
                          00001044:
                                                     c:.word 0
R15(pc):70656
CPSR Register
Negative(N):0
Zero(Z)
Carry(C)
Overflow(V):0
IRQ Disable:1
FIQ Disable:1
Thumb(T)
            :0
CPU Mode
             :System
0x600000df
```

b. when r0 and r1 are not equal:



III.Output Table:

Input	Output
R3=10, R4=10	R5=20
R3=10, R4=6	R5=4

Week#	1	Program Number:	3

Title of the Program

Based on the value of the number in R0, Write an ALP to store 1 in R1 if R0 is zero, Store 2 in R1 if R0 is positive, Store 3 in R1 if R0 is negative. (Program shown in class)


I. ARM Assembly Code:

```
.text
  Idr r0,=a
  Idr r2,[r0]
  CMP r2,#0
  BEQ zero
  BPL plus
  BMI negative
  zero: mov r1,#1
  BEND
  plus: mov r1,#2
  BEND
  negative: mov r1,#3
  B END
  END:
.data
  a:.word 0
```


II. Output Screen Shot (Three)

The output should be verified for zero, positive and negative cases.

a. when the number is 0:



b. when number is positive:



c. when number is negative:

```
♦ ▶ p6.s
Floating Point
       Hexadecimal
                            00001000:E59F0028
                                                        ldr r0,=a
     Unsigned Decimal
                                                        ldr r2,[r0]
CMP r2,#0
                            00001004:E5902000
      Signed Decimal
                            00001008:E3520000
                                                        BEQ zero
BPL plus
                            0000100C:0A000001
R1
                            00001010:5A000002
         :3
                            00001014:4A000003
R2
         :-10
                                                        BMI negative
R3
         : 0
                            00001018:E3A01001
                                                        zero: mov r1,#1
R4
         :0
                            0000101C:EA000003
                                                        B END
R5
         :0
R6
         : 0
                            00001020:E3A01002
                                                        plus: mov r1,#2
R7
         : 0
                            00001024:EA000001
                                                        B END
R8
         :27
                                                        negative: mov r1,#3
B END
R9
         :0
                            00001028:E3A01003
R10(sl):0
R11(fp):0
                            0000102C:EAFFFFF
R12(ip):0
                            00001030:
                                                        END:
R13(sp):21504
R14(lr):0
R15(pc):70656
                            00001034:
                                                        a: .word -10
CPSR Register
Negative(N):1
Zero(Z)
Carry(C) :1
Overflow(V):0
IRQ Disable:1
FIQ Disable:1
Thumb(T)
            :0
CPU Mode
              :System
0xa00000df
```

III.Output Table

Input	Output
R0=0	R1=1
R0=10	R1=2
R0=-10	R1=3

Disclaimer:

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature:

Name: Nihal T M

SRN:PES2UG21CS333

Section: F

Date:16/01/2023