```
module Clock (
    input clk,
    input rst,
    output [2:0] hour,
    output [3:0] min,
    output [4:0] sec
);
    wire sec_carry, min_carry;
    Sec sec1(clk, rst, sec, sec_carry);
    Min min1(clk, rst, sec_carry, min, min_carry);
    Hour hour1(clk, rst, min_carry, hour);

endmodule

module Sec(
    input clk,
    input rst1,
    output reg [4:0] sec,
    output reg sec_carry
);
    always @(posedge clk or posedge rst1) begin
        sec_carry = 0;
        if(rst1 == 1) begin
            sec = 0;
        end
        else begin
            sec = sec + 1;
            if(sec == 20) begin
                sec = 0;
                sec_carry = 1;
            end
        end
    end
endmodule
```

```
module Min (
    input clk,
    input rst1,
    input sec_carry,
    output reg [3:0] min,
    output reg min_carry
);
    always @(posedge clk or posedge rst1) begin
        min_carry = 0;
        if(rst1 == 1) begin
            min = 0;
        end
        else begin
            if(sec_carry == 1) begin
                min = min + 1;
            end
            if(min == 10) begin
                min = 0;
                min_carry = 1;
            end
        end
    end
endmodule

module Hour (
    input clk,
    input rst1,
    input min_carry,
    output reg [2:0] hour
);
    always @(posedge clk or posedge rst1) begin
        if(rst1 == 1) begin
            hour = 0;
        end
        else begin
            if(min_carry == 1) begin
                hour = hour + 1;
            end
            if(hour == 5) begin
                hour = 0;
            end
        end
    end
endmodule
```


lab0 - [F:/vivadofiles/lab0/lab0.xpr] - Vivado 2022.2
SIMULATION - Behavioral Simulation - Functional - sim_1 - tb_Clock
Clock.v
Untitled 4
Name
Value
clk
rst
hour[2:0]
min[3:0]
sec[4:0]
PERIOD[31:0]
0000000a
Tcl Console
Messages
Log


lab0 - [F:/vivadofiles/lab0/lab0.xpr] - Vivado 2022.2
ELABORATED DESIGN - xc7a100tcsg324-1
Sources
Netlist
Clock
Nets (16)
hour1 (Hour)
min1 (Min)
sec1 (Sec)
Properties
sim_1
Default directory: F:/vivadofiles/lab0/lab0.srcs/sim_1/new
File count: 1
General
Properties
Project Summary
Schematic
3 Cells
14 I/O Ports
16 Nets
clk
rst
min1
hour1
sec1
min[3:0]
hour[2:0]
sec[4:0]
sec_carry
min_carry
Min
Hour
Sec
Tcl Console
Messages
Log
Reports
Design Runs
Name
Constraints
Status
synth_1
impl_1
Not started