

XMC4500

Microcontroller Series for Industrial Applications

XMC4000 Family

ARM® Cortex®-M4 32-bit processor core

Data Sheet V1.6 2023-04

Microcontrollers

Edition 2023-04
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2023 Infineon Technologies AG
All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



XMC4500

Microcontroller Series for Industrial Applications

XMC4000 Family

ARM® Cortex®-M4 32-bit processor core

Data Sheet V1.6 2023-04

Microcontrollers



XMC4500 Data Sheet

Revision History: V1.6 2023-04

110110101	11 Hotory: V 1.0 2020 04
Previous	Versions:
V1.5, 20	17-12
V1.4, 20	16-01
V1.3, 20	14-03
V1.2, 20	13-07
V1.1, 20	13-07
V1.0, 20	13-01
V0.9, 20	12-12
V0.8, 20	12-11
Page	Subjects
V1.6, 20	23-04
118	Table 64:
	Added package details: PG-LQFP-100-29 and PG-LQFP-144-26.

Trademarks

121, 123

118

C166[™], TriCore[™], XMC[™] and DAVE[™] are trademarks of Infineon Technologies AG. ARM[®], ARM Powered[®], Cortex[®], Thumb[®] and AMBA[®] are registered trademarks of ARM. Limited.

Deleted package details: PG-LQFP-100-11 and PG-LQFP-144-18.

Added package diagrams: PG-LQFP-100-29 and PG-LQFP-144-26.

Deleted package diagrams: PG-LQFP-100-11 and PG-LQFP-144-18.

CoreSight™, ETM™, Embedded Trace Macrocell™ and Embedded Trace Buffer™ are trademarks of ARM, Limited.

Synopsys™ is a trademark of Synopsys, Inc.

We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com







Table of Contents

Table of Contents

	Table of Contents	5
	About this Document	7
1 1.1 1.2 1.3 1.4 1.5	Summary of Features Ordering Information Device Types Device Type Features Definition of Feature Variants Identification Registers	10 11 12 14
2 2.1 2.2 2.2.1 2.2.2 2.2.2.1 2.3	General Device Information Logic Symbols Pin Configuration and Definition Package Pin Summary Port I/O Functions Port I/O Function Table Power Connection Scheme	16 19 22 29 30 36
3 3.1 3.1.1 3.1.2 3.1.3 3.1.4 3.1.5 3.2 3.2.1	Electrical Parameters General Parameters Parameter Interpretation Absolute Maximum Ratings Pin Reliability in Overload Pad Driver and Pad Classes Summary Operating Conditions DC Parameters Input/Output Pins Analog to Digital Converters (VADC)	38 38 39 40 43 44 45
3.2.3 3.2.4 3.2.5 3.2.6 3.2.7 3.2.8 3.2.9 3.3	Digital to Analog Converters (DAC) Out-of-Range Comparator (ORC) Die Temperature Sensor USB OTG Interface DC Characteristics Oscillator Pins Power Supply Current Flash Memory Parameters AC Parameters	55 59 61 62 64 68 71 72
3.3.1 3.3.2 3.3.3 3.3.4 3.3.5	Testing Waveforms Power-Up and Supply Monitoring Power Sequencing Phase Locked Loop (PLL) Characteristics Internal Clock Source Characteristics	73 74 76





Table of Contents

3.3.6	JTAG Interface Timing
3.3.7	Serial Wire Debug Port (SW-DP) Timing
3.3.8	Embedded Trace Macro Cell (ETM) Timing
3.3.9	Peripheral Timing
3.3.9.1	Delta-Sigma Demodulator Digital Interface Timing 83
3.3.9.2	Synchronous Serial Interface (USIC SSC) Timing
3.3.9.3	Inter-IC (IIC) Interface Timing 87
3.3.9.4	Inter-IC Sound (IIS) Interface Timing
3.3.9.5	SDMMC Interface Timing
3.3.10	EBU Timing
3.3.10.1	EBU Asynchronous Timing
3.3.10.2	EBU Burst Mode Access Timing
3.3.10.3	EBU Arbitration Signal Timing
3.3.10.4	EBU SDRAM Access Timing
3.3.11	USB Interface Characteristics
3.3.12	Ethernet Interface (ETH) Characteristics
3.3.12.1	ETH Measurement Reference Points
3.3.12.2	ETH Management Signal Parameters (ETH_MDC, ETH_MDIO) 115
3.3.12.3	ETH MII Parameters
3.3.12.4	ETH RMII Parameters 117
4	Package and Reliability
4.1	Package Parameters
4.1.1	Thermal Considerations
1.2	Package Outlines
4.3	Quality Declarations



About this Document

About this Document

This Data Sheet is addressed to embedded hardware and software developers. It provides the reader with detailed descriptions about the ordering designations, available features, electrical and physical characteristics of the XMC4[12]00 series devices.

The document describes the characteristics of a superset of the XMC4[12]00 series devices. For simplicity, the various device types are referred to by the collective term XMC4[12]00 throughout this manual.

XMC4000 Family User Documentation

The set of user documentation includes:

- Reference Manual
 - describes the functionality of the superset of devices.
- Data Sheets
 - list the complete ordering designations, available features and electrical characteristics of derivative devices.
- Errata Sheets
 - list deviations from the specifications given in the related Reference Manual or Data Sheets. Errata Sheets are provided for the superset of devices.

Attention: Please consult all parts of the documentation set to attain consolidated knowledge about your device.

Application related guidance is provided by **Users Guides** and **Application Notes**.

Please refer to http://www.infineon.com/xmc4000 to get access to the latest versions of those documents.



1 Summary of Features

The XMC4500 devices are members of the XMC4000 Family of microcontrollers based on the ARM Cortex-M4 processor core. The XMC4000 is a family of high performance and energy efficient microcontrollers optimized for Industrial Connectivity, Industrial Control, Power Conversion, Sense & Control.




Figure 1 System Block Diagram



CPU Subsystem

- CPU Core
 - High Performance 32-bit ARM Cortex-M4 CPU
 - 16-bit and 32-bit Thumb2 instruction set
 - DSP/MAC instructions
 - System timer (SysTick) for Operating System support
- Floating Point Unit
- Memory Protection Unit
- Nested Vectored Interrupt Controller
- Two General Purpose DMA with up-to 12 channels
- Event Request Unit (ERU) for programmable processing of external and internal service requests
- Flexible CRC Engine (FCE) for multiple bit error detection

On-Chip Memories

- · 16 KB on-chip boot ROM
- 64 KB on-chip high-speed program memory
- 64 KB on-chip high speed data memory
- 32 KB on-chip high-speed communication
- 1024 KB on-chip Flash Memory with 4 KB instruction cache

Communication Peripherals

- Ethernet MAC module capable of 10/100 Mbit/s transfer rates
- Universal Serial Bus, USB 2.0 host, Full-Speed OTG, with integrated PHY
- Controller Area Network interface (MultiCAN), Full-CAN/Basic-CAN with 3 nodes, 64 message objects (MO), data rate up to 1MBit/s
- Six Universal Serial Interface Channels (USIC), providing 6 serial channels, usable as UART, double-SPI, quad-SPI, IIC, IIS and LIN interfaces
- · LED and Touch-Sense Controller (LEDTS) for Human-Machine interface
- SD and Multi-Media Card interface (SDMMC) for data storage memory cards
- External Bus Interface Unit (EBU) enabling communication with external memories and off-chip peripherals

Analog Frontend Peripherals

- Four Analog-Digital Converters (VADC) of 12-bit resolution, 8 channels each, with input out-of-range comparators
- Delta Sigma Demodulator with four channels, digital input stage for A/D signal conversion
- Digital-Analogue Converter (DAC) with two channels of 12-bit resolution



Industrial Control Peripherals

- Two Capture/Compare Units 8 (CCU8) for motor control and power conversion
- Four Capture/Compare Units 4 (CCU4) for use as general purpose timers
- Two Position Interfaces (POSIF) for servo motor positioning
- Window Watchdog Timer (WDT) for safety sensitive applications
- Die Temperature Sensor (DTS)
- Real Time Clock module with alarm support
- System Control Unit (SCU) for system configuration and control

Input/Output Lines

- Programmable port driver control module (PORTS)
- Individual bit addressability
- Tri-stated in input mode
- · Push/pull or open drain output mode
- Boundary scan test support over JTAG interface

On-Chip Debug Support

- Full support for debug features: 8 breakpoints, CoreSight, trace
- Various interfaces: ARM-JTAG, SWD, single wire trace

1.1 Ordering Information

The ordering code for an Infineon microcontroller provides an exact reference to a specific product. The code "XMC4<DDD>-<Z><PPP><T><FFFF>" identifies:

- · <DDD> the derivatives function set
- <Z> the package variant
 - E: LFBGA
 - F: LQFP

Data Sheet

- Q: VQFN
- · <PPP> package pin count
- <T> the temperature range:
 - F: -40°C to 85°C
 - X: -40°C to 105°C
 - K: -40°C to 125°C
- <FFFF> the Flash memory size.

For ordering codes for the XMC4500 please contact your sales representative or local distributor.

This document describes several derivatives of the XMC4500 series, some descriptions may not apply to a specific product.

For simplicity the term **XMC4500** is used for all derivatives throughout this document.



1.2 Device Types

These device types are available and can be ordered through Infineon's direct and/or distribution channels.

Table 1 Synopsis of XMC4500 Device Types

Derivative ¹⁾	Package	Flash Kbytes	SRAM Kbytes
XMC4500-E144x1024	PG-LFBGA-144	1024	160
XMC4500-F144x1024	PG-LQFP-144	1024	160
XMC4500-F100x1024	PG-LQFP-100	1024	160
XMC4500-F144x768	PG-LQFP-144	768	160
XMC4500-F100x768	PG-LQFP-100	768	160
XMC4502-F100x768	PG-LQFP-100	768	160
XMC4504-F144x512	PG-LQFP-144	512	128
XMC4504-F100x512	PG-LQFP-100	512	128

¹⁾ x is a placeholder for the supported temperature range.



1.3 Device Type Features

The following table lists the available features per device type.

Table 2 Features of XMC4500 Device Types

Derivative ¹⁾	LEDTS Intf.	SDMMC Intf.	EBU Intf. ²⁾	ETH Intf.	USB Intf.	USIC Chan.	MultiCAN Nodes, MO
XMC4500-E144x1024	1	1	SDM	MR	1	3 x 2	N0, N1, N2 MO[063]
XMC4500-F144x1024	1	1	SDM	MR	1	3 x 2	N0, N1, N2 MO[063]
XMC4500-F100x1024	1	1	M16	R	1	3 x 2	N0, N1, N2 MO[063]
XMC4500-F144x768	1	1	SDM	MR	1	3 x 2	N0, N1, N2 MO[063]
XMC4500-F100x768	1	1	M16	R	1	3 x 2	N0, N1, N2 MO[063]
XMC4502-F100x768	1	1	M16	-	1	3 x 2	N0, N1, N2 MO[063]
XMC4504-F144x512	1	1	SDM	-	-	3 x 2	-
XMC4504-F100x512	1	1	M16	-	-	3 x 2	-

¹⁾ x is a placeholder for the supported temperature range.

²⁾ Memory types supported S=SDRAM, D=DEMUX, M=MUX 16-bit and 32-bit, M16=MUX 16-bit

³⁾ Supported interfaces, M=MII, R=RMII.



Table 3 Features of XMC4500 Device Types

ADC Chan.	DSD Chan.	DAC Chan.	CCU4 Slice	CCU8 Slice	POSIF Intf.
32	4	2	4 x 4	2 x 4	2
32	4	2	4 x 4	2 x 4	2
24	4	2	4 x 4	2 x 4	2
32	4	2	4 x 4	2 x 4	2
24	4	2	4 x 4	2 x 4	2
24	4	2	4 x 4	2 x 4	2
32	4	2	4 x 4	2 x 4	2
24	4	2	4 x 4	2 x 4	2
	Chan. 32 32 24 32 24 24 24 32	Chan. Chan. 32 4 32 4 24 4 32 4 24 4 24 4 32 4 24 4 32 4	Chan. Chan. Chan. 32 4 2 32 4 2 24 4 2 32 4 2 24 4 2 24 4 2 24 4 2 32 4 2 32 4 2	Chan. Chan. Chan. Slice 32 4 2 4 x 4 32 4 2 4 x 4 24 4 2 4 x 4 32 4 2 4 x 4 24 4 2 4 x 4 24 4 2 4 x 4 32 4 2 4 x 4 32 4 2 4 x 4	Chan. Chan. Chan. Slice Slice 32 4 2 4 x 4 2 x 4 32 4 2 4 x 4 2 x 4 24 4 2 4 x 4 2 x 4 32 4 2 4 x 4 2 x 4 24 4 2 4 x 4 2 x 4 24 4 2 4 x 4 2 x 4 32 4 2 4 x 4 2 x 4 32 4 2 4 x 4 2 x 4

¹⁾ x is a placeholder for the supported temperature range.



1.4 Definition of Feature Variants

The XMC4500 types are offered with several memory sizes and number of available VADC channels. **Table 4** describes the location of the available Flash memory, **Table 5** describes the location of the available SRAMs, **Table 6** the available VADC channels.

Table 4 Flash Memory Ranges

Total Flash Size	Cached Range	Uncached Range
512 Kbytes	0800 0000 _H - 0807 FFFF _H	0C00 0000 _H - 0C07 FFFF _H
768 Kbytes	0800 0000 _H – 080B FFFF _H	0C00 0000 _H - 0C0B FFFF _H
1,024 Kbytes	0800 0000 _H – 080F FFFF _H	0C00 0000 _H - 0C0F FFFF _H

Table 5 SRAM Memory Ranges

Total SRAM Size	Program SRAM	System Data SRAM	Communication Data SRAM
128 Kbytes	1000 0000 _H – 1000 FFFF _H	2000 0000 _H – 2000 FFFF _H	_
160 Kbytes	1000 0000 _H – 1000 FFFF _H	2000 0000 _H – 2000 FFFF _H	3000 0000 _H - 3000 7FFF _H

Table 6 ADC Channels¹⁾

Package	VADC G0	VADC G1	VADC G2	VADC G3
PG-LQFP-144 PG-LFBGA-144	CH0CH7	CH0CH7	CH0CH7	CH0CH7
PG-LQFP-100	CH0CH7	CH0CH7	CH0CH3	CH0CH3

¹⁾ Some pins in a package may be connected to more than one channel. For the detailed mapping see the Port I/O Function table.



1.5 Identification Registers

The identification registers allow software to identify the marking.

Table 7 XMC4500 Identification Registers

Register Name	Value	Marking
SCU_IDCHIP	0004 5002 _H	EES-AA, ES-AA
SCU_IDCHIP	0004 5003 _H	ES-AB, AB
SCU_IDCHIP	0004 5004 _H	AC
JTAG IDCODE	101D B083 _H	EES-AA, ES-AA
JTAG IDCODE	101D B083 _H	ES-AB, AB
JTAG IDCODE	401D B083 _H	AC



2 General Device Information

This section summarizes the logic symbols and package pin configurations with a detailed list of the functional I/O mapping.

2.1 Logic Symbols




Figure 2 XMC4500 Logic Symbol PG-LQFP-144

Data Sheet






Figure 3 XMC4500 Logic Symbol PG-LFBGA-144






Figure 4 XMC4500 Logic Symbol PG-LQFP-100



2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the four sides of the different packages.




Figure 5 XMC4500 PG-LQFP-144 Pin Configuration (top view)



	1	2	3	4	5	6	7	8	9	10	11	12	
А	vss	VDDC	P02	P0.3	P0.5	P0.6	P3.6	8.0q	P4.1	P1.8	VDDP	vss	А
В	VDDP	P3.1	P32	PQ 10	P04	P3.5	P0.7	P4.0	P1.6	P1.7	P1.9	VDDC	В
С	P3.0	P3.13	P0.1	P0.0	PQ 13	PQ 15	P4.4	P4.6	P4.7	P1.4	P12	P1.3	С
D	USB_D M	P3.12	P3.11	P0.9	PQ 12	P3.14	P3.15	P4.5	P1.0	P1.5	P1.11	P1.10	D
E	USB_D P	VBUS	P3.8	P3.7	PQ 11	PQ 14	P3.4	P42	P1.1	P1.14	P1.12	P1.13	E
F	RTC_X TAL2	RTC_X TALI	HIB_I O_1	HIB_I O_0	P3.9	P3.10	P3.3	P4.3	P6.1	P64	P6.5	P6.6	F
G	VBAT	P15.3	P15.5	P15.4	P15.6	P15.7	тмѕ	тск	P6.3	P6.0	PORST	P 1.15	G
н	P15.2	P14.15	P14.14	P14.13	P5.10	P5.8	P52	P5.1	P5.0	P62	XTAL1	XTAL2	н
J	P14.12	P14.7	P14.6	P14.3	P5.11	P215	P5.7	P5.5	P2.6	P5.3	P2.0	vsso	J
К	P14.4	P14.5	P14.2	P15.15	P15.12	P5.9	P214	P5.6	P2.7	P54	P22	P2.1	К
L	VDDA	P14.1	P14.0	P15.14	P14.9	P15.9	P212	P210	P2.8	P2.4	P2.3	VDDP	L
М	VSSA	VAGND	VAREF	P15.13	P14.8	P15.8	P213	P211	P2.9	P2.5	VDDC	vss	М
	1	2	3	4	5 XM	6 04500	7 - (top v	8 iew)	9	10	11	12	

Figure 6 XMC4500 PG-LFBGA-144 Pin Configuration (top view)






Figure 7 XMC4500 PG-LQFP-100 Pin Configuration (top view)



2.2.1 Package Pin Summary

The following general scheme is used to describe each pin:

Table 8 Package Pin Mapping Description

Function	Package A	Package B	 Pad Type	Notes
Name	N	Ax	 A2	

The table is sorted by the "Function" column, starting with the regular Port pins (Px.y), followed by the dedicated pins (i.e. PORST) and supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The "Pad Type" indicates the employed pad type (A1, A1+, A2, special=special pad, In=input pad, AN/DIG_IN=analog and digital input, Power=power supply). Details about the pad properties are defined in the Electrical Parameters.

In the "Notes", special information to the respective pin/function is given, i.e. deviations from the default configuration after reset. Per default the regular Port pins are configured as direct input with no internal pull device active.

Table 9 Package Pin Mapping

Function	LQFP-144	LFBGA-144	LQFP-100	Pad Type	Notes
P0.0	2	C4	2	A1+	
P0.1	1	C3	1	A1+	
P0.2	144	A3	100	A2	
P0.3	143	A4	99	A2	
P0.4	142	B5	98	A2	
P0.5	141	A5	97	A2	
P0.6	140	A6	96	A2	
P0.7	128	B7	89	A2	After a system reset, via HWSEL this pin selects the DB.TDI function.
P0.8	127	A8	88	A2	After a system reset, via HWSEL this pin selects the DB.TRST function, with a weak pull-down active.
P0.9	4	D4	4	A2	
P0.10	3	B4	3	A1+	



Table 9 Package Pin Mapping (cont'd)

		1.5004.444		D- 1 T	Neter
Function	LQFP-144			Pad Type	Notes
P0.11	139	E5	95	A1+	
P0.12	138	D5	94	A1+	
P0.13	137	C5	-	A1+	
P0.14	136	E6	-	A1+	
P0.15	135	C6	-	A1+	
P1.0	112	D9	79	A1+	
P1.1	111	E9	78	A1+	
P1.2	110	C11	77	A2	
P1.3	109	C12	76	A2	
P1.4	108	C10	75	A1+	
P1.5	107	D10	74	A1+	
P1.6	116	B9	83	A2	
P1.7	115	B10	82	A2	
P1.8	114	A10	81	A2	
P1.9	113	B11	80	A2	
P1.10	106	D12	73	A1+	
P1.11	105	D11	72	A1+	
P1.12	104	E11	71	A2	
P1.13	103	E12	70	A2	
P1.14	102	E10	69	A2	
P1.15	94	G12	68	A2	
P2.0	74	J11	52	A2	
P2.1	73	K12	51	A2	After a system reset, via HWSEL this pin selects the DB.TDO function.
P2.2	72	K11	50	A2	
P2.3	71	L11	49	A2	
P2.4	70	L10	48	A2	
P2.5	69	M10	47	A2	
P2.6	76	J9	54	A1+	
P2.7	75	K9	53	A1+	
P2.8	68	L9	46	A2	
P2.9	67	M9	45	A2	



Table 9 Package Pin Mapping (cont'd)

Function	LQFP-144	LFBGA-144	LQFP-100	Pad Type	Notes
P2.10	66	L8	44	A2	
P2.11	65	M8	-	A2	
P2.12	64	L7	-	A2	
P2.13	63	M7	-	A2	
P2.14	60	K7	41	A2	
P2.15	59	J6	40	A2	
P3.0	7	C1	7	A2	
P3.1	6	B2	6	A2	
P3.2	5	B3	5	A2	
P3.3	132	F7	93	A1+	
P3.4	131	E7	92	A1+	
P3.5	130	B6	91	A2	
P3.6	129	A7	90	A2	
P3.7	14	E4	-	A1+	
P3.8	13	E3	-	A1+	
P3.9	12	F5	-	A1+	
P3.10	11	F6	-	A1+	
P3.11	10	D3	-	A1+	
P3.12	9	D2	-	A2	
P3.13	8	C2	-	A2	
P3.14	134	D6	-	A1+	
P3.15	133	D7	-	A1+	
P4.0	124	B8	85	A2	
P4.1	123	A9	84	A2	
P4.2	122	E8	-	A1+	
P4.3	121	F8	-	A1+	
P4.4	120	C7	-	A1+	
P4.5	119	D8	-	A1+	
P4.6	118	C8	-	A1+	
P4.7	117	C9	-	A1+	
P5.0	84	H9	58	A1+	
P5.1	83	H8	57	A1+	
P5.2	82	H7	56	A1+	



Table 9 Package Pin Mapping (cont'd)

Function	LQFP-144	LFBGA-144	LQFP-100	Pad Type	Notes
P5.3	81	J10	-	A2	
P5.4	80	K10	-	A2	
P5.5	79	J8	-	A2	
P5.6	78	K8	-	A2	
P5.7	77	J7	55	A1+	
P5.8	58	H6	-	A2	
P5.9	57	K6	-	A2	
P5.10	56	H5	-	A1+	
P5.11	55	J5	-	A1+	
P6.0	101	G10	-	A2	
P6.1	100	F9	-	A2	
P6.2	99	H10	-	A2	
P6.3	98	G9	-	A1+	
P6.4	97	F10	-	A2	
P6.5	96	F11	-	A2	
P6.6	95	F12	-	A2	
P14.0	42	L3	31	AN/DIG_IN	
P14.1	41	L2	30	AN/DIG_IN	
P14.2	40	K3	29	AN/DIG_IN	
P14.3	39	J4	28	AN/DIG_IN	
P14.4	38	K1	27	AN/DIG_IN	
P14.5	37	K2	26	AN/DIG_IN	
P14.6	36	J3	25	AN/DIG_IN	
P14.7	35	J2	24	AN/DIG_IN	
P14.8	52	M5	37	AN/DAC/DI G_IN	
P14.9	51	L5	36	AN/DAC/DI G_IN	
P14.12	34	J1	23	AN/DIG_IN	
P14.13	33	H4	22	AN/DIG_IN	
P14.14	32	H3	21	AN/DIG_IN	
P14.15	31	H2	20	AN/DIG_IN	
P15.2	30	H1	19	AN/DIG_IN	



Table 9 Package Pin Mapping (cont'd)

		111 3	,		1
Function	LQFP-144	LFBGA-144	LQFP-100	Pad Type	Notes
P15.3	29	G2	18	AN/DIG_IN	
P15.4	28	G4	-	AN/DIG_IN	
P15.5	27	G3	-	AN/DIG_IN	
P15.6	26	G5	-	AN/DIG_IN	
P15.7	25	G6	-	AN/DIG_IN	
P15.8	54	M6	39	AN/DIG_IN	
P15.9	53	L6	38	AN/DIG_IN	
P15.12	50	K5	-	AN/DIG_IN	
P15.13	49	M4	-	AN/DIG_IN	
P15.14	44	L4	-	AN/DIG_IN	
P15.15	43	K4	-	AN/DIG_IN	
USB_DP	16	E1	9	special	
USB_DM	15	D1	8	special	
HIB_IO_0	21	F4	14	A1 special	At the first power-up and with every reset of the hibernate domain this pin is configured as opendrain output and drives "0". As output the medium driver mode is active.
HIB_IO_1	20	F3	13	A1 special	At the first power-up and with every reset of the hibernate domain this pin is configured as input with no pull device active. As output the medium driver mode is active.
TCK	93	G8	67	A1	Weak pull-down active.
TMS	92	G7	66	A1+	Weak pull-up active. As output the strong-soft driver mode is active.
PORST	91	G11	65	special	Weak pull-up permanently active, strong pull-down controlled by EVR.
XTAL1	87	H11	61	clock_IN	
XTAL2	88	H12	62	clock_O	



Table 9 Package Pin Mapping (cont'd)

Function	LQFP-144	LFBGA-144	LQFP-100	Pad Type	Notes
RTC_XTAL1	22	F2	15	clock_IN	
RTC_XTAL2	23	F1	16	clock_O	
VBAT	24	G1	17	Power	When VDDP is supplied VBAT has to be supplied as well.
VBUS	17	E2	10	special	
VAREF	46	M3	33	AN_Ref	
VAGND	45	M2	32	AN_Ref	
VDDA	48	L1	35	AN_Power	
VSSA	47	M1	34	AN_Power	
VDDC	19	-	12	Power	
VDDC	61	-	42	Power	
VDDC	90	-	64	Power	
VDDC	125	-	86	Power	
VDDC	-	A2	-	Power	
VDDC	-	B12	-	Power	
VDDC	-	M11	-	Power	
VDDP	18	-	11	Power	
VDDP	62	-	43	Power	
VDDP	86	-	60	Power	
VDDP	126	-	87	Power	
VDDP	-	A11	-	Power	
VDDP	-	B1	-	Power	
VDDP	-	L12	-	Power	
VSS	85	-	59	Power	
VSS	-	A1	-	Power	
VSS	-	A12	-	Power	
VSS	-	M12	-	Power	



Table 9 Package Pin Mapping (cont'd)

Function	LQFP-144	LFBGA-144	LQFP-100	Pad Type	Notes
VSSO	89	J12	63	Power	
VSS	Exp. Pad	-	Exp. Pad	Power	Exposed Die Pad The exposed die pad is connected internally to VSS. For proper operation, it is mandatory to connect the exposed pad directly to the common ground on the board. For thermal aspects, please refer to the Data Sheet. Board layout examples are given in an application note.



2.2.2 Port I/O Functions

The following general scheme is used to describe each Port pin:

Table 10 Port I/O Function Description

Function		Outputs			Inputs	
	ALT1	ALTn	HWO0	HWI0	Input	Input
P0.0		MODA.OUT	MODB.OUT	MODB.INA	MODC.INA	
Pn.y	MODA.OUT				MODA.INA	MODC.INB




Figure 8 Simplified Port Structure

Pn.y is the port pin name, defining the control and data bits/registers associated with it. As GPIO, the port is under software control. Its input value is read via Pn_IN.y, Pn_OUT defines the output value.

Up to four alternate output functions (ALT1/2/3/4) can be mapped to a single port pin, selected by Pn_IOCR.PC. The output value is directly driven by the respective module, with the pin characteristics controlled by the port registers (within the limits of the connected pad).

The port pin input can be connected to multiple peripherals. Most peripherals have an input multiplexer to select between different possible input sources.

The input path is also active while the pin is configured as output. This allows to feedback an output to on-chip resources without wasting an additional external pin.

By Pn_HWSEL it is possible to select between different hardware "masters" (HWO0/HWI0, HWO1/HWI1). The selected peripheral can take control of the pin(s). Hardware control overrules settings in the respective port pin registers.

Port I/O Function Table 2.2.2.1

(in	fineon

Port I/O Functions

Outputs ALT4 ALT5 ALT5	Table 11	_	Port I/C	Port I/O Functions	suc												
MLT1 ALT2 ALT3 ALT4 HWOOD	Function			Out	tputs							Įui	Inputs				
Weak-weak-abourno		ALT1	ALT2	ALT3	ALT4	НМОО	HW01	HWIO	HWI1	Input	Input	Input	Input	Input	Input	Input	Input
Designey Bourth COLURA C	P0.0		CAN. NO_TXD	CCU80. OUT21	LEDTS0. COL2					U1C1. DX0D	ETH0. CLK_RMIIB	ERUO. 080					ETH0. CLKRXB
New New	P0.1	USB. DRIVEVBUS	U1C1. DOUT0	OCU80. OUT11	LEDTS0. COL3						ETH0. CRS_DVB	ERUO. 0A0					ETH0. RXDVB
ETHO COLMA UNCO.	P0.2		U1C1. SELO1	CCU80. OUT01		U1C0. DOUT3	EBU. AD0	U1C0. HWIN3	EBU. D0	ETH0. RXD0B		ERU0. 383					
FFNA COLMA COLMA	P0.3			CCU80. OUT20		U1C0. DOUT2	EBU. AD1	U1C0. HWINZ	EBU. D1	ETH0. RXD18			ERU1. 380				
FP06 UCC0	P0.4	ETH0. TX_EN		CCU80. OUT10		UICO. DOUT1	EBU. AD2	U1CO. HWIN1	EBU. D2		U100. DX0A	ERU0. 283					
FFP10	P0.5	ETH0. TXD0	U1C0. DOUT0	CCU80. OUT00		U1C0. DOUT0	EBU. AD3	U1C0. HWIN0	EBU. D3		U1CO. DX0B		ERU1. 3A0				
WWOTT WUCO. WUCO	P0.6	ETH0. TXD1	U1C0. SELO0	CCU80. OUT30			EBU. ADV				U1C0. DX2A	ERU0. 382		CCU80. IN2B			
SKUL WEOR SCULOR SCULO	P0.7	WWDT. SERVICE_OUT	UOCO. SELOO					DB.	EBU. D6	U0C0. DX2B	DSD. DIN1A	ERU0. 281			CCU80. IN1A	CCU80. IN2A	CCU80. IN3A
EPH0	P0.8	SCU. EXTCLK	UOCO. SCLKOUT					DB. TRST	EBU. D7	UOCO. DX1B	DSD. DIN0A	ERU0. 2A1		CCU80. IN1B			
ETHO. UVC.1 COURS EEDTS.	P0.9		U1C1. SELO0	CCU80. OUT12	LEDTS0. COL0	ЕТНО. МДО	EBU.	ETHO. MDIA		U1C1. DX2A	USB. ID	ERU0. 180					
WICE	P0.10	ЕТНО. MDC	U1C1. SCLKOUT	CCU80. OUT02	LEDTS0. COL1					U1C1. DX1A		ERU0. 1A0					
UICT COUAD COUT COUAD	P0.11		U1C0. SCLKOUT	CCU80. OUT31		SDMMC. RST	EBU. BREQ			ETHO. RXERB	U1C0. DX1A	ERU0. 3A2					
WC1 COMB WC1 COMB WC1 WC2 WC	P0.12		U1C1. SEL00	OCU40.			EBU. HLDA		EBU. HLDA		U1C1. DX2B	ERU0. 282					
UCC	P0.13		U1C1. SCLKOUT	OCU 40.							U1C1. DX1B	ERU0. 2A2					
UCC	P0.14		U1C0. SELO1	OCU40.		U1C1. DOUT3		U1C1. HWIN3						OCU42. IN3C			
DED, DECO COLUMB SELUT.	P0.15		U1C0. SELO2	CCU40. OUT0		U1C1. DOUT2		U1C1. HWINZ						OCU42. IN2C			
DSD	P1.0	DSD. CGPWMN	UOCO. SELCO	CCU40. OUT3	ERU1. PDOUT3					UOCO. DX2A		ERU0. 380		CCU40. IN3A			
COUM	P1.1	DSD. CGPWMP	UOCO. SCLKOUT		ERU1. PDOUT2			SDMMC. SDWC		UOCO. DX1A	POSIF0. IN2A	ERU0. 3A0		CCU40. IN2A			
иосо. содица ЕВИ: иосо. мсъмоит олго Разоито разоито ммот соди соди исо.	P1.2			CCU40. OUT1	ERU1. PDOUT1	UOCO. DOUT3	EBU. AD14	U0C0. HWIN3	EBU. D14		POSIF0. IN1A		ERU1. 280	CCU40. IN1A			
WWDT. CAN. CCU80. CCU81.	P1.3		UOCO. MCLKOUT	CCU40. OUT0	ERU1. PDOUT0		EBU. AD15	U0C0. HWINZ	EBU. D15		POSIFO. INDA		ERU1. 2A0	CCU40. IN0A			
OUT33 OUT20	P1.4	WWDT. CAN. SERVICE_OUT NO_TXD	CAN. NO_TXD	CCU80. OUT33	CCU81. OUT20	UOCO. DOUT1		U0C0. HWIN1		UOCO. DX0B	CAN. N1_RXDD	ERU0. 280		CCU41. INOC			



Function P1.5																
			Out	Outputs							ul	Inputs				
	ALT1	ALT2	ALT3	ALT4	нмоо	HW01	HWIO	HWI1	Input	Input	Input	Input	Input	Input	Input	Input
	CAN. N1_TXD	UOCO. DOUTO	OCU80. OUT23	CCU81. OUT10	U0C0. DOUT0		UDCO. HWIND		UOCO. DX0A	CAN. NO_RXDA	ERU0. 2A0	ERU1. 0A0	OCU41. IN1C	DSD. DINZB		
P1.6		UOCO. SCLKOUT			SDMMC. DATA1_OUT	EBU. AD10	SDMMC. DATA1_IN	EBU. D10	DSD. DINZA							
P1.7		UOCO. DOUTO	DSD. MCLK2		SDMMC. DATA2_OUT	EBU. AD11	SDMMC. DATA2_IN	EBU. D11		DSD. MCLK2A						
P1.8		UOCO. SELO1	DSD. MCLK1		SDMMC. DATA4_OUT	EBU. AD12	SDMMC. DATA4_IN	EBU. D12	CAN. NZ_RXDA	DSD. MCLK1A						
P1.9		CAN. N2_TXD				EBU. AD13	SDMMC. DATA5_IN	EBU. D13		DSD. MCLK0A						
P1.10	ETH0. MDC	UOCO. SCLKOUT	CCU81. OUT21				SDMMC. SDCD						OCU41. IN2C			
P1.11		UOCO. SELOO	CCU81. OUT11		ETH0. MDO		ETH0. MDIC						OCU41. IN3C			
P1.12	ETHO. TX_EN	CAN. N1_TXD	CCU81. OUT01		SDMMC. DATA6_OUT	EBU. AD16	SDMMC. DATA6_IN	EBU. D16								
P1.13	ETH0. TXD0	UOC1. SELO3	CCU81. OUT20		SDMMC. DATA7_OUT	EBU. AD17	SDMMC. DATA7_IN	EBU. D17	CAN. N1_RXDC							
P1.14	ETH0.	UOC1. SELO2	OUT10			EBU. AD18		EBU. D18								
P1.15	SCU. EXTCLK	DSD. MCLK2	OUT00			EBU. AD19		EBU. D19		DSD. MCLK2B		ERU1.				
P2.0		CCU81. OUT21	DSD. CGPWMN	LEDTS0. COL1	ETH0. MDO	EBU. AD20	ETH0. MDIB	EBU. D20			ERUO. 083		OCU40. IN1C			
P2.1		CCU81. OUT11	DSD. CGPWMP	LEDTS0. COLO	DB.TDO/ TRACESWO	EBU. AD21		EBU. D21	ETHO. CLK_RMIIA			ERU1. 080	OCU40. INOC			ETH0. CLKRXA
P2.2	VADC. EMUX00	CCU81. OUT01	CCU41. OUT3	LEDTS0. LINE0	LEDTS0. EXTENDED0	EBU. AD22	LEDTS0. TSIN0A	EBU. D22	ETHO. RXD0A	U0C1. DX0A	ERU0. 182		OCU41. IN3A			
P2.3	VADC. EMUX01	UOC1. SELO0	CCU41. OUT2	LEDTS0. LINE1	LEDTS0. EXTENDED1	EBU. AD23	LEDTS0. TSIN1A	EBU. D23	ETHO. RXD1A	UOC1. DX2A	ERU0. 1A2	POSIF1. INZA	OCU41. IN2A			
P2.4	VADC. EMUX02	UOC1. SCLKOUT	CCU41. OUT1	LEDTS0. LINE2	LEDTS0. EXTENDED2	EBU. AD24	LEDTS0. TSIN2A	EBU. D24	ETH0. RXERA	U0C1. DX1A	ERU0. 082	POSIF1. IN1A	OCU41. IN1A			
P2.5	ETH0. TX_EN	U0C1. DOUT0	CCU41. OUT0	LEDTS0. LINE3	LEDTS0. EXTENDED3	EBU. AD25	LEDTS0. TSIN3A	EBU. D25	ETH0. RXDVA	U0C1. DX08	ERU0. 0A2	POSIF1. IN0A	OCU41. IN0A			ETH0. CRS_DVA
P2.6	UZCO. SELO4		CCU80. OUT13	LEDTS0. COL3	U2C0. DOUT3		U2C0. HWIN3		DSD. DIN1B	CAN. N1_RXDA	ERU0. 183		OCU40. IN3C			
P2.7	ETH0. MDC	CAN. N1_TXD	CCU80. OUT03	LEDTS0. COL2					DSD. DINOB			ERU1. 180	OCU40. IN2C			
P2.8	ETH0. TXD0		CCU80. OUT32	LEDTS0. LINE4	LEDTS0. EXTENDED4	EBU. AD26	LEDTS0. TSIN4A	EBU. D26	DAC. TRIGGER5				OCU40. INOB	CCU40. IN 1B	CCU40. IN2B	CCU40. IN3B
P2.9	ETH0.		CCU80. OUT22	LEDTS0. LINE5	LEDTS0. EXTENDEDS	EBU. AD27	LEDTS0. TSIN5A	EBU. D27	DAC. TRIGGER4				OCU41. IN0B	CCU41. IN 1B	CCU41. IN2B	CCU41. IN3B
P2.10	VADC. EMUX10				DB. ETM_TRACEDA TA3	EBU. AD28		EBU. D28								
P2.11	ETHO.		OUT22		DB. EBU. EBU. TRACEDA AD29 TA2	EBU. AD29		EBU. D29								



	_	Port I/C) Functio	Port I/O Functions (cont'd)	Q											
Function			Ont	Outputs							드	Inputs				
	ALT1	ALT2	ALT3	ALT4	нмоо	HWO1	HW10	HWI1	Input	Input	Input	Input	Input	Input	Input	Input
P2.12	ETH0. TXD2		OCU81.	ETH0. TXD0	DB. ETM_TRACEDA / TA1	EBU. AD30		EBU. D30					OCU43. IN3C			
P2.13	ЕТНО. ТХОЗ			ETHO. TXD1	DB. ETM_TRACEDA / TA0	EBU. AD31		EBU. D31					OCU43. IN2C			
P2.14	VADC. EMUX11	U1C0. DOUT0	OCU80. OUT21		DB. ETM_TRACECLK BOD	<u>EBU.</u>				U1C0. DX0D			CCU43. IN0B	CCU43. IN 1B	CCU43. IN2B	CCU43. IN3B
P2.15	VADC. EMUX12		CCU80. OUT11	LEDTS0. LINE6	LEDTS0. EXTENDED6	EBU. BC1	LEDTS0. TSIN6A		ETH0. COLA	U1C0. DX0C			CCU42. IN0B	CCU42. IN 1B	CCU42. IN2B	CCU42. IN3B
P3.0	UZC1. SELO0	UOC1. SCLKOUT	CCU42 OUT0			EBU.			U0C1. DX1B				CCU80. IN2C	CCU81. IN0C		
P3.1		UOC1. SELO0				EBU. RD_WR			UOC1. DX2B		ERU0. 081		CCU80. IN1C			
P3.2	USB. DRNEVBUS	CAN. NO_TXD		LEDTS0. COLA		<u>EBU.</u> CS0					ERUO. 0A1		CCU80. INOC			
P3.3		U1C1. SELO1	CCU42 OUT3		SDMMC. LED			EBU. WAIT		DSD. DIN3B			CCU42. IN3A	CCU80. IN3B		
P3.4	UZC1. MCLKOUT	U1C1. SELO2	CCU42. OUT2	DSD. MCLK3	SDMMC. BUS_POWER			EBU. HOLD	U2C1. DX0B	DSD. MCLK3B			CCU42. IN2A	CCU80. INOB		
P3.5	U2C1. DOUT0	U1C1. SEL03	CCU42. OUT1	UOC1. DOUTO	SDMMC.	EBU. AD4	SDMMC. CMD_IN	EBU. D4	U2C1. DX0A		ERU0. 381		CCU42. IN1A			
P3.6	UZC1. SCLKOUT	U1C1. SELO4	CCU42. OUT0	U0C1. SCLKOUT	SDMMC.	EBU. ADS	SDMMC.	EBU. D5	U2C1. DX1B		ERU0. 3A1		CCU42. IN0A			
P3.7		CAN. N2_TXD	OCU41. OUT3	LEDTS0. LINE0					U2C0. DX0C							
P3.8	U2C0. DOUT0	UOC1. SELO3	OCU41. OUT2	LEDTS0. LINE1					CAN. N2_RXDB				POSIF1. IN2B			
P3.9	UZCO. SCLKOUT	CAN. N1_TXD	OCU41.	LEDTS0. LINE2									POSIF1. IN1B			
P3.10	SELO0	CAN. NO_TXD	CCU41. OUT0	LEDTS0. LINE3	UOC1. DOUT3		U0C1. HWIN3						POSIF1. IN0B			
P3.11	U2C1. DOUT0	UOC1. SELO2		LEDTS0. LINE4	UOC1. DOUT2		U0C1. HWINZ		CAN. N1_RXDB					CCU81. IN3C		
P3.12		UOC1. SELO1	CCU42. OUT2	LEDTS0. LINES	U0C1. DOUT1		U0C1. HWIN1		CAN. NO_RXDC	UZC1. DX0D				OCU81. IN2C		
P3.13	U2C1. SCLKOUT	UOC1. DOUTO	CCU42. OUT1	LEDTS0. LINE6	U0C1. DOUT0		U0C1. HWIN0		U0C1. DX0D				CCU80.	OCU81. IN1C		
P3.14		U1C0. SELO3			U1C1. DOUT1		U1C1. HWIN1			U1C1. DX0B			OCU42. IN1C			
P3.15		U1C1. DOUT0			U1C1. DOUT0		U1C1. HWIND			U1C1. DX0A			CCU42. INOC			
P4.0			DSD. MCLK1		SDMMC. DATA0_OUT	EBU. AD8	SDMMC. DATA0_IN	EBU. D8	U1C1. DX1C	DSD. MCLK1B	UOC1. DX0E	U2C1. DX0C				
P4.1	UZC1. SELO0		DSD. MCLK0	UOC1. SELOO	SDMMC. DATA3_OUT	EBU. AD9	SDMMC. DATA3_IN	EBU. D9	UZC1. DX2B	DSD. MCLK0B		U2C1. DX2A				
P4.2	UZC1. SELO1	U1C1. DOUT0		U2C1. SCLKOUT					U1C1. DX0C			U2C1. DX1A	OCU43.			



4.11 ALTA ALTA ALTA MATC MATC <th< th=""><th>Table 11</th><th>_</th><th>Port I/C</th><th>) Functio</th><th>Port I/O Functions (cont'd)</th><th>(p</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></th<>	Table 11	_	Port I/C) Functio	Port I/O Functions (cont'd)	(p											
4.17.1 AL12. AL13. AL14. HWOD HWOT	Function			Out	tputs							Į.	outs				
10,000, 10,0		ALT1	ALT2	ALT3	ALT4		HW01	HWIO	HWI1		Input	Input	Input	Input	Input	Input	Input
1	P4.3	U2C1. SELO2	UOCO. SELOS	OCU43. OUT3										OCU43. IN3A			
Section Courty	P4.4		UDCO. SELO4	CCU43. OUT2		UZC1. DOUT3		UZC1. HWIN3						OCU43. IN2A			
1	P4.5		UOCO. SELO3	OCU43. OUT1		UZC1. DOUT2		U2C1. HWIN2						OCU43. IN1A			
March Marc	P4.6		UOCO. SELO2	OCU43. OUT0		UZC1. DOUT1		UZC1. HWIN1		CAN. N2_RXDC				OCU43. INOA.			
UNIDADE COMPANIA CURTADA <	P4.7		CAN. N2_TXD			UZC1. DOUT0		UZC1. HWIND		UOCO.				OCU43. INOC			
uncho Gene, me Cutst Location Growth Cutst	P5.0	U2C0. DOUT0	DSD. CGPWMN	CCU81. OUT33		UZC0. DOUT0		UZO0. HWIN0			ETH0. RXD0D	UOCO.		CCU81. INOA	CCU81. IN1A	CCU81. INZA	CCU81. IN3A
Succession Control C	P5.1	UOCO. DOUTO	DSD. CGPWMP	CCU81. OUT32		UZC0. DOUT1		U2O0. HWIN1			ETH0. RXD1D			CCU81. INOB			
Heading Head	P5.2	U2CO. SCLKOUT		CCU81. OUT23							ETH0. CRS_DVD			CCU81. IN1B			ETH0. RXDVD
UCD. BELOAD COURT. COUNT. BELOAD COURT. COUNT. COU	P5.3	U2CO. SELOO		CCU81. OUT22			EBU.				ETH0.			CCU81. IN2B			
Record Figure F	P5.4	U2CO. SELO1		CCU81. OUT13			EBU.				ETH0. CRSD			CCU81. IN3B			
Week	P5.5	U2CO. SELO2		CCU81. OUT12			EBU.				ETH0. COLD						
COLIAN COLOR COL	P5.6	U2C0. SELO3		CCU81. OUT03			EBU.			EBU. BFCLKI							
Hough Cutton Cu	P5.7			CCU81. OUT02	LEDTS0. COLA	U2C0. DOUT2		U2CO. HWINZ									
House Course Fifth Fif	P5.8			CCU80. OUT01			EBU. CSZ				U1C0. DX1B						
House Hous	P5.9		U1C0. SELO0	CCU80. OUT20			EBU.				U100. DX2B						
Find	P5.10			CCU80. OUT10	LEDTS0. LINE7	LEDTS0. EXTENDED7		LEDTS0. TSIN7A		ETH0. CLK_TXA							
ETHO DUCT COUNT DEA DUCT COUNT DEA DUCT COUNT DEA DUCT COUNT DEA DUCT COUNT COUNT COUNT DEA DUCT COUNT	P5.11			CCU80. OUT00						ETH0. CRSA							
FTP-0	P6.0	ETH0. TXD2	UDC1. SELO1	CCU81. OUT31		DB. ETM_TRACECLK.	EBU. A16										
FEPH	P6.1	ETH0. TXD3	UOC1. SELOO	CCU81. OUT30		DB. ETM_TRACEDA TA3	EBU.			UOC1. DX2C							
Moct COU43 EBU E	P6.2	ETHO. TXER	UOC1. SCLKOUT	CCU43. OUT3		DB. ETM_TRACEDA TA2	EBU. A18			UOC1.							
DOUT COL43 EBU E	P6.3			CCU43. OUT2							ETH0. RXD3B						
WC1 COL43 DB ETM DBS ETM MCLKOUT QLT0 ETM_TRACEBAL RZZ DINRA QLK_RNID	P6.4			CCU43. OUT1			EBU. A19				ETH0. RXD2B						
	P6.5			OCU43.		DB. ETM_TRACEDA TA1	EBU. BCZ				ETHO. CLK_RMIID						ETHO. CLKRXD



Table 11	_	Port I/C	Port I/O Functions (cont'd)	ns (cont	(p											
Function			Out	Outputs							dul	Inputs				
	ALT1	ALT2	ALT3	ALT4	НМОО	HW01	HWIO	HWI1	Input	Input	Input	Input	Input	Input	Input	Input
P6.6			DSD. MCLK3		DB. EBU. EBU. TAO. TAO.	EBU. BC3			DSD. MCLK3A	ETH0. CLK_TXB						
P14.0									VADC. G0CH0							
P14.1									VADC. G0CH1							
P14.2									VADC. G0CH2	VADC. G1CH2						
P14.3									VADC. G0CH3	VADC. G1CH3			CAN. NO_RXDB			
P14.4									VADC. G0CH4		VADC. G2CH0					
P14.5									VADC. G0CH5		VADC. G2CH1		POSIF0. IN2B			
P14.6									VADC. G0CH6				POSIF0. IN1B		GOORCE	
P14.7									VADC. G0CH7				POSIFO. INOB		G00RC7	
P14.8					DAC. OUT_0					VADC. G1CH0		VADC. G3CH2	ETH0. RXD0C			
P14.9					DAC. OUT_1					VADC. G1CH1		VADC. G3CH3	ETH0. RXD1C			
P14.12										VADC. G1CH4						
P14.13										VADC. G1CH5						
P14.14										VADC. G1CH6					G10RC6	
P14.15										VADC. G1CH7					G10RC7	
P15.2											VADC. G2CH2					
P15.3											VADC. G2CH3					
P15.4											VADC. G2CH4					
P15.5											VADC. G2CH5					
P15.6											VADC. G2CH6					
P15.7											VADC. G2CH7					
P15.8												VADC. G3CH0	ETH0. CLK_RMIIC			ETH0. CLKRXC
P15.9												VADC. G3CH1	ETH0. CRS_DVC			ETH0. RXDVC



(cont'd)
Functions
Port I/O

				(
Function			Ont	Outputs							dul	Inputs				
	ALT1	ALT2	ALT3	ALT4	НМОО	HW01	HWIO	HWI1	Input	Input	Input	Input	Input	Input	Input	Input
P15.12												VADC. G3CH4				
P15.13												VADC. G3CH5				
P15.14												VADC. G3CH6				
P15.15												VADC. G3CH7				
USB_DP																
USB_DM																
HIB_IO_0	нвоот	WWDT. SERVICE_OUT							WAKEUPA							
HIB_IO_1	нвоот	WWDT. SERVICE_OUT							WAKEUPB							
тох							DB.TCK/ SWCLK									
TMS					DB.TMS/ SWDIO											
PORST																
XTAL1									UOCO. DX0F	UOC1. DX0F	U1CO. DX0F	U1C1. DX0F	UZC0. DX0F	U2C1. DX0F		
XTAL2																
RTC_XTAL1											ERU0. 181					
RTC_XTAL2																



2.3 Power Connection Scheme

Figure 9 shows a reference power connection scheme for the XMC4500.




Figure 9 Power Connection Scheme



Data Sheet

Every power supply pin needs to be connected. Different pins of the same supply need also to be externally connected. As example, all $V_{\rm DDP}$ pins must be connected externally to one $V_{\rm DDP}$ net. In this reference scheme one 100 nF capacitor is connected at each supply pin against $V_{\rm SS}$. An additional 10 µF capacitor is connected to the $V_{\rm DDP}$ nets and an additional 10 uF capacitor to the $V_{\rm DDC}$ nets.

The XMC4500 has a common ground concept, all $V_{\rm SS}$, $V_{\rm SSA}$ and $V_{\rm SSO}$ pins share the same ground potential. In packages with an exposed die pad it must be connected to the common ground as well.

 $V_{\rm AGND}$ is the low potential to the analog reference $V_{\rm AREF}$. Depending on the application it can share the common ground or have a different potential.

When $V_{\rm DDP}$ is supplied, $V_{\rm BAT}$ must be supplied as well. If no other supply source (e.g. battery) is connected to $V_{\rm BAT}$, the $V_{\rm BAT}$ pin can also be connected directly to $V_{\rm DDP}$.



3 Electrical Parameters

3.1 General Parameters

3.1.1 Parameter Interpretation

The parameters listed in this section partly represent the characteristics of the XMC4500 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are marked with a two-letter abbreviation in column "Symbol":

- · cc
 - Such parameters indicate Controller Characteristics, which are a distinctive feature of the XMC4500 and must be regarded for system design.
- SR

Such parameters indicate **S**ystem **R**equirements, which must be provided by the application system in which the XMC4500 is designed in.



3.1.2 Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 12 Absolute Maximum Rating Parameters

Parameter	Symbol			Va	lues	Unit	Note /
			Min.	Тур.	Max.		Test Con dition
Storage temperature	T_{ST}	SR	-65	_	150	°C	_
Junction temperature	T_{J}	SR	-40	_	150	°C	_
Voltage at 3.3 V power supply pins with respect to $V_{\rm SS}$	V_{DDP}	SR	_	_	4.3	٧	_
Voltage on any Class A and dedicated input pin with respect to $V_{\rm SS}$	V_{IN}	SR	-1.0	_	$V_{\rm DDP}$ + 1.0 or max. 4.3	V	whichever is lower
Voltage on any analog input pin with respect to $V_{\rm AGND}$	$\begin{matrix} V_{AIN} \\ V_{AREF} \end{matrix}$	SR	-1.0	_	$V_{\rm DDP}$ + 1.0 or max. 4.3	V	whichever is lower
Input current on any pin during overload condition	I_{IN}	SR	-10	_	+10	mA	
Absolute maximum sum of all input circuit currents for one port group during overload condition ¹⁾	ΣI_{IN}	SR	-25	_	+25	mA	
Absolute maximum sum of all input circuit currents during overload condition	ΣI_{IN}	SR	-100	_	+100	mA	

¹⁾ The port groups are defined in Table 16.

Figure 10 explains the input voltage ranges of $V_{\rm IN}$ and $V_{\rm AIN}$ and its dependency to the supply level of $V_{\rm DDP}$. The input voltage must not exceed 4.3 V, and it must not be more than 1.0 V above $V_{\rm DDP}$. For the range up to $V_{\rm DDP}$ + 1.0 V also see the definition of the overload conditions in **Section 3.1.3**






Figure 10 Absolute Maximum Input Voltage Ranges

3.1.3 Pin Reliability in Overload

When receiving signals from higher voltage devices, low-voltage devices experience overload currents and voltages that go beyond their own IO power supplies specification.

Table 13 defines overload conditions that will not cause any negative reliability impact if all the following conditions are met:

- full operation life-time is not exceeded
- "Operating Conditions" are met for
 - pad supply levels (V_{DDP} or V_{DDA})
 - temperature

If a pin current is outside of the "Operating Conditions" but within the overload conditions, then the parameters of this pin as stated in the Operating Conditions can no longer be guaranteed. Operation is still possible in most cases but with relaxed parameters.

Note: An overload condition on one or more pins does not require a reset.

Note: A series resistor at the pin to limit the current to the maximum permitted overload current is sufficient to handle failure situations like short to battery.



Table 13 Overload Parameters

Parameter	Symbol			Values	;	Unit	Note /
			Min. Typ.		Max.		Test Condition
Input current on any port pin during overload condition	I_{OV}	SR	-5	-	5	mA	
Absolute sum of all input circuit currents for one port	I_{OVG}	SR	_	_	20	mA	$\Sigma I_{\rm OVx} $, for all $I_{\rm OVx} < 0$ mA
group during overload condition ¹⁾			_	-	20	mA	$\Sigma I_{\text{OVx}} $, for all $I_{\text{OVx}} > 0 \text{ mA}$
Absolute sum of all input circuit currents during overload condition	I_{OVS}	SR	_	_	80	mA	ΣI_{OVG}

¹⁾ The port groups are defined in Table 16.

Figure 11 shows the path of the input currents during overload via the ESD protection structures. The diodes against $V_{\rm DDP}$ and ground are a simplified representation of these ESD protection structures.




Figure 11 Input Overload Current via ESD structures

Table 14 and **Table 15** list input voltages that can be reached under overload conditions. Note that the absolute maximum input voltages as defined in the "**Absolute Maximum Ratings**" must not be exceeded during overload.



Data Sheet

Electrical Parameters

Table 14 PN-Junction Characterisitics for positive Overload

Pad Type	$I_{\rm OV}$ = 5 mA, $T_{\rm J}$ = -40 °C	$I_{\rm OV}$ = 5 mA, $T_{\rm J}$ = 150 °C
A1 / A1+	$V_{IN} = V_{DDP} + 1.0 \; V$	$V_{IN} = V_{DDP} + 0.75 V$
A2	$V_{\rm IN} = V_{\rm DDP} + 0.7 \mathrm{V}$	$V_{IN} = V_{DDP} + 0.6 V$
AN/DIG_IN	$V_{\text{IN}} = V_{\text{DDP}} + 1.0 \text{ V}$	$V_{IN} = V_{DDP} + 0.75 V$

Table 15 PN-Junction Characterisitics for negative Overload

Pad Type	$I_{\rm OV}$ = 5 mA, $T_{\rm J}$ = -40 °C	$I_{\rm OV}$ = 5 mA, $T_{\rm J}$ = 150 °C
A1 / A1+	$V_{\rm IN}$ = $V_{\rm SS}$ - 1.0 V	$V_{IN} = V_{SS}$ - 0.75 V
A2	$V_{IN} = V_{SS} - 0.7 V$	$V_{IN} = V_{SS}$ - 0.6 V
AN/DIG_IN	$V_{\rm IN} = V_{\rm DDP}$ - 1.0 V	$V_{IN} = V_{DDP}$ - 0.75 V

Table 16 Port Groups for Overload and Short-Circuit Current Sum Parameters

Group	Pins
1	P0.[15:0], P3.[15:0]
2	P14.[15:0], P15.[15:0]
3	P2.[15:0], P5.[11:0]
4	P1.[15:0], P4.[7:0], P6.[6:0]



3.1.4 Pad Driver and Pad Classes Summary

This section gives an overview on the different pad driver classes and their basic characteristics

Table 17 Pad Driver and Pad Classes Overview

Class	Power Supply	Туре	Sub-Class	Speed Grade	Load	Termination
A	3.3 V	LVTTL I/O	A1 (e.g. GPIO)	6 MHz	100 pF	No
			A1+ (e.g. serial I/Os)	25 MHz	50 pF	Series termination recommended
			A2 (e.g. ext. Bus)	80 MHz	15 pF	Series termination recommended




Figure 12 Output Slopes with different Pad Driver Modes

Figure 12 is a qualitative display of the resulting output slope performance with different output driver modes. The detailed input and output characteristics are listed in **Section 3.2.1**.



3.1.5 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the XMC4500. All parameters specified in the following sections refer to these operating conditions, unless noted otherwise.

Table 18 Operating Conditions Parameters

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Ambient Temperature	T_{A} SR	-40	_	85	°C	Temp. Range F
		-40	_	105	°C	Temp. Range X
		-40	_	125	°C	Temp. Range K
Digital supply voltage	$V_{\mathrm{DDP}}\mathrm{SR}$	3.13 ¹⁾	3.3	3.63 ²⁾	V	
Core Supply Voltage	$V_{ m DDC}$ CC	_1)	1.3	-	V	Generated internally
Digital ground voltage	$V_{\rm SS}$ SR	0	_	_	V	
Analog supply voltage	$V_{\mathrm{DDA}}\mathrm{SR}$	3.0	3.3	3.6 ²⁾	V	
Analog ground voltage for V_{DDA}	$V_{\rm SSA}$ SR	-0.1	0	0.1	V	
Battery Supply Voltage for Hibernate Domain	$V_{BAT}SR$	1.95 ³⁾	_	3.63	V	When $V_{\rm DDP}$ is supplied $V_{\rm BAT}$ has to be supplied as well.
System Frequency	$f_{\rm SYS}$ SR	_	_	120	MHz	
Short circuit current of digital outputs	I _{SC} SR	-5	_	5	mA	
Absolute sum of short circuit currents per pin group ⁴⁾	$\Sigma I_{ ext{SC_PG}}$ SR	-	-	20	mA	
Absolute sum of short circuit currents of the device	$\Sigma I_{\text{SC_D}}$ SR	_	_	100	mA	

¹⁾ See also the Supply Monitoring thresholds, Section 3.3.2.

²⁾ Voltage overshoot to 4.0 V is permissible at Power-Up and $\overline{\text{PORST}}$ low, provided the pulse duration is less than 100 μ s and the cumulated sum of the pulses does not exceed 1 h over lifetime.

³⁾ To start the hibernate domain it is required that $V_{\text{BAT}} \ge 2.1 \text{ V}$, for a reliable start of the oscillation of RTC_XTAL in crystal mode it is required that $V_{\text{BAT}} \ge 3.0 \text{ V}$.

⁴⁾ The port groups are defined in Table 16.



3.2 DC Parameters

3.2.1 Input/Output Pins

The digital input stage of the shared analog/digital input pins is identical to the input stage of the standard digital input/output pins.

The Pull-up on the PORST pin is identical to the Pull-up on the standard digital input/output pins.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 19 Standard Pad Parameters

Parameter	Symbol	Va	lues	Unit	Note / Test Condition	
		Min.	Max.			
Pin capacitance (digital inputs/outputs)	C_{IO} CC	_	10	pF		
Pull-down current	$ I_{PDL} $	150	-	μΑ	$^{1)}V_{\mathrm{IN}} \geq 0.6 imes V_{\mathrm{DDP}}$	
	CC	_	10	μΑ	$^{2)}V_{\mathrm{IN}} \leq 0.36 \times V_{\mathrm{DDP}}$	
Pull-Up current	I _{PUH} CC	_	10	μΑ	$^{2)}V_{IN} \geq 0.6 \times V_{DDP}$	
		100	-	μΑ	$^{1)}V_{\mathrm{IN}} \leq 0.36 \times V_{\mathrm{DDP}}$	
Input Hysteresis for pads of all A classes ³⁾	HYSA CC	0.1 × <i>V</i> _{DDP}	_	V		
PORST spike filter always blocked pulse duration	t _{SF1} CC	-	10	ns		
PORST spike filter pass-through pulse duration	t _{SF2} CC	100	_	ns		
PORST pull-down current	I _{PPD} CC	13	_	mA	V _{IN} = 1.0 V	

Current required to override the pull device with the opposite logic level ("force current").
 With active pull device, at load currents between force and keep current the input state is undefined.

Load current at which the pull device still maintains the valid logic level ("keep current").
 With active pull device, at load currents between force and keep current the input state is undefined.

³⁾ Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It can not be guaranteed that it suppresses switching due to external system noise.






Figure 13 Pull Device Input Characteristics

Figure 13 visualizes the input characteristics with an active internal pull device:

- in the cases "A" the internal pull device is overridden by a strong external driver;
- in the cases "B" the internal pull device defines the input logical state against a weak external load.



Table 20 Standard Pads Class_A1

Parameter	Symbol	Va	lues	Unit	Note /
		Min.	Max.		Test Condition
Input leakage current	I _{OZA1} CC	-500	500	nA	$0 \text{ V} \leq V_{\text{IN}} \leq V_{\text{DDP}}$
Input high voltage	V _{IHA1} SR	$0.6 imes V_{DDP}$	V _{DDP} + 0.3	V	max. 3.6 V
Input low voltage	$V_{ILA1}SR$	-0.3	$0.36 imes V_{ extsf{DDP}}$	V	
Output high voltage,	V _{OHA1}	V _{DDP} - 0.4	_	V	$I_{OH} \geq$ -400 μA
POD ¹⁾ = weak	CC	2.4	_	V	$I_{OH} \ge$ -500 μA
Output high voltage,		V _{DDP} - 0.4	_	V	<i>I</i> _{OH} ≥ -1.4 mA
POD ¹⁾ = medium		2.4	_	V	$I_{OH} \ge$ -2 mA
Output low voltage	V_{OLA1}	-	0.4	V	<i>I</i> _{OL} ≤ 500 μA; POD ¹⁾ = weak
		-	0.4	V	$I_{OL} \le 2 \text{ mA};$ POD ¹⁾ = medium
Fall time	t _{FA1} CC	-	150	ns	C_L = 20 pF; POD ¹⁾ = weak
		-	50	ns	C_L = 50 pF; POD ¹⁾ = medium
Rise time	t _{RA1} CC	-	150	ns	C_L = 20 pF; POD ¹⁾ = weak
		-	50	ns	$C_{\rm L}$ = 50 pF; POD ¹⁾ = medium

¹⁾ POD = Pin Out Driver

Table 21 Standard Pads Class_A1+

Parameter	Symbol	Values		Unit	Note /	
		Min.		Max.		Test Condition
Input leakage current	I _{OZA1+} CC	-1		1	μΑ	$0 \text{ V} \leq V_{\text{IN}} \leq V_{\text{DDP}}$
Input high voltage	$V_{\mathrm{IHA1+}}\mathrm{SR}$	$0.6 imes V_{ m DDP}$		$V_{\rm DDP}$ + 0.3	V	max. 3.6 V
Input low voltage	$V_{\rm ILA1+}$ SR	-0.3		$0.36 imes V_{ extsf{DDP}}$	٧	



Table 21 Standard Pads Class_A1+

Parameter	Symbol	Va	lues	Unit	Note /
		Min.	Max.		Test Condition
Output high voltage,	V _{OHA1+}	V _{DDP} - 0.4	_	V	$I_{OH} \geq$ -400 μA
POD ¹⁾ = weak	CC	2.4	_	V	$I_{OH} \ge$ -500 μA
Output high voltage,		V _{DDP} - 0.4	_	V	$I_{OH} \ge$ -1.4 mA
POD ¹⁾ = medium		2.4	_	V	$I_{OH} \ge$ -2 mA
Output high voltage,		V _{DDP} - 0.4	_	V	$I_{OH} \geq$ -1.4 mA
POD ¹⁾ = strong		2.4	_	V	$I_{OH} \ge$ -2 mA
Output low voltage	V_{OLA1+}	-	0.4	V	$I_{OL} \le 500 \mu A;$ POD ¹⁾ = weak
		-	0.4	V	$I_{OL} \le 2 \text{ mA};$ POD ¹⁾ = medium
		_	0.4	V	$I_{OL} \le 2 \text{ mA};$ POD ¹⁾ = strong
Fall time	t _{FA1+} CC	_	150	ns	C_L = 20 pF; POD ¹⁾ = weak
		-	50	ns	C_L = 50 pF; POD ¹⁾ = medium
		_	28	ns	C_L = 50 pF; POD ¹⁾ = strong; edge = slow
		_	16	ns	C_L = 50 pF; POD ¹⁾ = strong; edge = soft;
Rise time	t _{RA1+} CC	-	150	ns	C_L = 20 pF; POD ¹⁾ = weak
		_	50	ns	$C_{\rm L}$ = 50 pF; POD ¹⁾ = medium
		_	28	ns	C_{L} = 50 pF; POD ¹⁾ = strong; edge = slow
		_	16	ns	C_L = 50 pF; POD ¹⁾ = strong; edge = soft

¹⁾ POD = Pin Out Driver



Table 22 Standard Pads Class_A2

Parameter	Symbol	Val	ues	Unit	Note / Test Condition	
		Min.	Max.			
Input Leakage current	I _{OZA2} CC	-6	6	μА	$ \begin{array}{l} 0 \; V \leq V_{IN} < \\ 0.5^* V_{DDP} - 1 \; V; \\ 0.5^* V_{DDP} + 1 \; V \\ < V_{IN} \leq V_{DDP} \end{array} $	
		-3	3	μΑ	$ \begin{array}{l} 0.5^*V_{\rm DDP} \mbox{ - 1 V} < \\ V_{\rm IN} < 0.5^*V_{\rm DDP} \\ \mbox{ + 1 V} \end{array} $	
Input high voltage	V_{IHA2} SR	$0.6 imes V_{ extsf{DDP}}$	$V_{\rm DDP}$ + 0.3	V	max. 3.6 V	
Input low voltage	$V_{ILA2}SR$	-0.3	$0.36 imes V_{ m DDP}$	V		
Output high voltage,	V_{OHA2}	V _{DDP} - 0.4	_	V	I_{OH} ≥ -400 μA	
POD = weak	CC	2.4	_	V	$I_{OH} \geq$ -500 μA	
Output high voltage,		V _{DDP} - 0.4	_	V	$I_{\mathrm{OH}} \ge$ -1.4 mA	
POD = medium		2.4	_	V	$I_{OH} \ge$ -2 mA	
Output high voltage,		V _{DDP} - 0.4	_	V	<i>I</i> _{OH} ≥ -1.4 mA	
POD = strong		2.4	_	V	<i>I</i> _{OH} ≥ -2 mA	
Output low voltage, POD = weak	V_{OLA2} CC	-	0.4	V	$I_{\rm OL} \le 500$ μA	
Output low voltage, POD = medium		-	0.4	V	$I_{OL} \leq 2 \; mA$	
Output low voltage, POD = strong		-	0.4	V	$I_{OL} \leq 2 \; mA$	



Table 22 Standard Pads Class_A2

Parameter	Symbol		Values	Unit	Note /
		Min.	Max.		Test Condition
Fall time	t _{FA2} CC	_	150	ns	C_{L} = 20 pF; POD = weak
		_	50	ns	$C_{\rm L}$ = 50 pF; POD = medium
		_	3.7	ns	C_{L} = 50 pF; POD = strong; edge = sharp
		_	7	ns	$C_{\rm L}$ = 50 pF; POD = strong; edge = medium
		_	16	ns	C_{L} = 50 pF; POD = strong; edge = soft
Rise time	$t_{RA2}CC$	_	150	ns	C_{L} = 20 pF; POD = weak
		_	50	ns	$C_{\rm L}$ = 50 pF; POD = medium
		_	3.7	ns	$C_{\rm L}$ = 50 pF; POD = strong; edge = sharp
		_	7.0	ns	$C_{\rm L}$ = 50 pF; POD = strong; edge = medium
		_	16	ns	C_{L} = 50 pF; POD = strong; edge = soft



3.2.2 Analog to Digital Converters (VADC)

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 23 VADC Parameters (Operating Conditions apply)

Parameter	Symbol		Values	5	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Analog reference voltage ⁵⁾	V_{AREF} SR	V _{AGND} + 1	_	V _{DDA} + 0.05 ¹⁾	V	
Analog reference ground ⁵⁾	V_{AGND} SR	V _{SSM} - 0.05	_	V _{AREF} -	V	
Analog reference voltage range ²⁾⁵⁾	V_{AREF} - V_{AGND} SR	1	_	V _{DDA} + 0.1	V	
Analog input voltage	$V_{AIN}SR$	V_{AGND}	_	V_{DDA}	V	
Input leakage at analog inputs ³⁾	I _{OZ1} CC	-100	-	200	nA	$ \begin{vmatrix} 0.03 \times V_{\rm DDA} < \\ V_{\rm AIN} < 0.97 \times V_{\rm DDA} \end{vmatrix} $
		-500	_	100	nA	$ \begin{vmatrix} 0 \text{ V} \le V_{AIN} \le 0.03 \\ \times V_{DDA} \end{vmatrix} $
		-100	-	500	nA	$ \begin{array}{c c} \textbf{0.97} \times V_{DDA} \\ \leq V_{AIN} \leq V_{DDA} \end{array} $
Input leakage current at VAREF	I _{OZ2} CC	-1	-	1	μА	$ \begin{array}{c c} \textbf{0} \ \textbf{V} \leq V_{AREF} \\ \leq V_{DDA} \end{array} $
Input leakage current at VAGND	I _{OZ3} CC	-1	-	1	μА	$ \begin{array}{c c} \textbf{0} \ \textbf{V} \leq V_{AGND} \\ \leq V_{DDA} \end{array} $
Internal ADC clock	$f_{ADCI}CC$	2	_	30	MHz	V _{DDA} = 3.3 V
Switched capacitance at the analog voltage inputs ⁴⁾	C_{AINSW}	_	7	20	pF	
Total capacitance of an analog input	C_{AINTOT}	_	25	30	pF	
Switched capacitance at the positive reference voltage input ⁵⁾⁶⁾	C_{AREFSW}	_	15	30	pF	
Total capacitance of the voltage reference inputs ⁵⁾	$C_{AREFTOT}$	_	20	40	pF	



Table 23 VADC Parameters (Operating Conditions apply)

Parameter	Symbol		Values	5	Unit	Note /
		Min.	Тур.	Max.	1	Test Condition
Total Unadjusted Error	TUE CC	-4	_	4	LSB	12-bit resolution;
Differential Non-Linearity Error ⁸⁾	EA _{DNL} CC	-3	_	3	LSB	$V_{\text{DDA}} = 3.3 \text{ V};$ $V_{\text{AREF}} = V_{\text{DDA}}^{7)}$
Gain Error ⁸⁾	EA _{GAIN}	-4	_	4	LSB	
Integral Non-Linearity ⁸⁾	EA _{INL} CC	-3	_	3	LSB	
Offset Error ⁸⁾	EA _{OFF}	-4	_	4	LSB	
RMS Noise ⁹⁾	EN _{RMS}	-	1	2 ¹⁰⁾¹¹⁾	LSB	
Worst case ADC $V_{\rm DDA}$ power supply current per active converter	I _{DDAA} CC	-	1.5	2	mA	during conversion $V_{\rm DDP}$ = 3.6 V, $T_{\rm J}$ = 150 °C
Charge consumption on V_{AREF} per conversion ⁵⁾	Q_{CONV}	_	30	_	рC	$\begin{array}{c} \text{O V} \leq V_{\text{AREF}} \\ \leq V_{\text{DDA}}^{12)} \end{array}$
ON resistance of the analog input path	R _{AIN} CC	_	700	1 700	Ohm	
ON resistance for the ADC test (pull down for AIN7)	R _{AIN7T} CC	180	550	900	Ohm	
Resistance of the reference voltage input path	R _{AREF} CC	_	700	1 700	Ohm	

- 1) A running conversion may become imprecise in case the normal conditions are violated (voltage overshoot).
- 2) If the analog reference voltage is below $V_{\rm DDA}$, then the ADC converter errors increase. If the reference voltage is reduced by the factor k (k<1), TUE, DNL, INL, Gain, and Offset errors increase also by the factor 1/k.
- 3) The leakage current definition is a continuous function, as shown in figure ADCx Analog Inputs Leakage. The numerical values defined determine the characteristic points of the given continuous linear approximation they do not define step function (see Figure 16).
- 4) The sampling capacity of the conversion C-network is pre-charged to V_{AREF}/2 before the sampling moment. Because of the parasitic elements, the voltage measured at AINx can deviate from V_{AREF}/2.
- 5) Applies to AINx, when used as alternate reference input.
- 6) This represents an equivalent switched capacitance. This capacitance is not switched to the reference voltage at once. Instead, smaller capacitances are successively switched to the reference voltage.
- For 10-bit conversions, the errors are reduced to 1/4; for 8-bit conversions, the errors are reduced to 1/16.
 Never less than ±1 LSB.
- 8) The sum of DNL/INL/GAIN/OFF errors does not exceed the related total unadjusted error TUE.



- 9) This parameter is valid for soldered devices and requires careful analog board design.
- 10) Resulting worst case combined error is arithmetic combination of TUE and EN_{RMS}.
- 11) Value is defined for one sigma Gauss distribution.
- 12) The resulting current for a conversion can be calculated with $I_{\text{AREF}} = Q_{\text{CONV}} / t_{\text{c}}$. The fastest 12-bit post-calibrated conversion of $t_{\text{c}} = 550 \, \text{ns}$ results in a typical average current of $I_{\text{AREF}} = 54.5 \, \mu\text{A}$.




Figure 14 VADC Reference Voltage Range

The power-up calibration of the VADC requires a maximum number of 4 352 $f_{\rm ADCI}$ cycles.






Figure 15 VADC Input Circuits




Figure 16 VADC Analog Input Leakage Current



Conversion Time

Table 24 Conversion Time (Operating Conditions apply)

Parameter	Symb	ol	Values	Unit	Note
Conversion time	t _C C		$2 \times T_{ADC}$ + $(2 + N + STC + PC + DM) \times T_{ADCI}$	•	N = 8, 10, 12 for N-bit conversion $T_{\rm ADC} = 1/f_{\rm PERIPH}$ $T_{\rm ADCI} = 1/f_{\rm ADCI}$

- · STC defines additional clock cycles to extend the sample time
- · PC adds two cycles if post-calibration is enabled
- · DM adds one cycle for an extended conversion time of the MSB

Conversion Time Examples

System assumptions:

$$f_{ADC}$$
 = 120 MHz i.e. t_{ADC} = 8.33 ns, DIVA = 3, f_{ADCI} = 30 MHz i.e. t_{ADCI} = 33.3 ns

According to the given formulas the following minimum conversion times can be achieved (STC = 0, DM = 0):

12-bit post-calibrated conversion (PC = 2):

$$t_{\text{CN12C}} = (2 + 12 + 2) \times t_{\text{ADCI}} + 2 \times t_{\text{ADC}} = 16 \times 33.3 \text{ ns} + 2 \times 8.33 \text{ ns} = 550 \text{ ns}$$

12-bit uncalibrated conversion:

$$t_{\text{CN12}}$$
 = (2 + 12) × t_{ADCI} + 2 × t_{ADC} = 14 × 33.3 ns + 2 × 8.33 ns = 483 ns

10-bit uncalibrated conversion:

$$t_{\rm CN10}$$
 = (2 + 10) \times $t_{\rm ADCI}$ + 2 \times $t_{\rm ADC}$ = 12 \times 33.3 ns + 2 \times 8.33 ns = 417 ns

8-bit uncalibrated:

$$t_{\text{CN8}}$$
 = (2 + 8) × t_{ADCI} + 2 × t_{ADC} = 10 × 33.3 ns + 2 × 8.33 ns = 350 ns

3.2.3 Digital to Analog Converters (DAC)

Note: These parameters are not subject to production test, but verified by design and/or characterization.



 Table 25
 DAC Parameters (Operating Conditions apply)

Parameter	Symbo	ol		Values	5	Unit	Note /
			Min.	Тур.	Max.		Test Condition
RMS supply current	I_{DD}	CC	_	2.5	4	mA	per active DAC channel, without load currents of DAC outputs
Resolution	RES	CC	_	12	-	Bit	
Update rate	$f_{URATE_{_}}$	ACC	_		2	Msam ple/s	data rate, where DAC can follow 64 LSB code jumps to ± 1LSB accuracy
Update rate	$f_{URATE_{_}}$	F CC	_		5	Msam ple/s	data rate, where DAC can follow 64 LSB code jumps to ± 4 LSB accuracy
Settling time	t_{SETTLE}	CC	_	1	2	μS	at full scale jump, output voltage reaches target value ± 20 LSB
Slew rate	SR	CC	2	5	_	V/μs	
Minimum output voltage	V_{OUT_N}	liN	_	0.3	_	V	code value unsigned: 000 _H ; signed: 800 _H
Maximum output voltage	V_{OUT_N}	IAX	_	2.5	_	V	code value unsigned: FFF _H ; signed: 7FF _H
Integral non-linearity	INL	CC	-4	±2.5	4	LSB	$\begin{aligned} R_L &\geq 5 \text{ kOhm,} \\ C_L &\leq 50 \text{ pF} \end{aligned}$
Differential non- linearity	DNL	CC	-2	±1	2	LSB	$\begin{aligned} R_L &\geq 5 \text{ kOhm,} \\ C_L &\leq 50 \text{ pF} \end{aligned}$
Offset error	ED_{OFF}	CC		±20		mV	
Gain error	ED_{G_IN}	CC	-6.5	-1.5	3	%	
Startup time	t _{STARTL}	_{IP} CC	_	15	30	μs	time from output enabling till code valid ±16 LSB



 Table 25
 DAC Parameters (Operating Conditions apply) (cont'd)

Parameter	Symbo	Symbol		Values	S	Unit	Note /
			Min.	Тур.	Max.		Test Condition
3dB Bandwidth of Output Buffer	f_{C1}	CC	2.5	5	_	MHz	verified by design
Output sourcing current	I _{OUT_SO}	OURCE	_	-30	_	mA	
Output sinking current	I _{OUT_SII}	NK	_	0.6	_	mA	
Output resistance	R_{OUT}	CC	_	50	_	Ohm	
Load resistance	R_{L}	SR	5	_	_	kOhm	
Load capacitance	C_{L}	SR	_	_	50	pF	
Signal-to-Noise Ratio	SNR	CC	_	70	_	dB	examination bandwidth < 25 kHz
Total Harmonic Distortion	THD	CC	_	70	_	dB	examination bandwidth < 25 kHz
Power Supply Rejection Ratio	PSRR	CC	_	56	_	dB	to $V_{\rm DDA}$ verified by design

Conversion Calculation

Unsigned:

 $\mathsf{DACxDATA} = 4095 \times (V_{\mathsf{OUT}} - V_{\mathsf{OUT}\ \mathsf{MIN}}) \, / \, (V_{\mathsf{OUT}\ \mathsf{MAX}} - V_{\mathsf{OUT}\ \mathsf{MIN}})$

Signed:

 $\mathsf{DACxDATA} = 4095 \times (V_{\mathsf{OUT}} - V_{\mathsf{OUT}\ \mathsf{MIN}}) \, / \, (V_{\mathsf{OUT}\ \mathsf{MAX}} - V_{\mathsf{OUT}\ \mathsf{MIN}}) \, - \, 2048$






Figure 17 DAC Conversion Examples



3.2.4 Out-of-Range Comparator (ORC)

The Out-of-Range Comparator (ORC) triggers on analog input voltages (V_{AIN}) above the analog reference¹⁾ (V_{AREF}) on selected input pins (GxORCy) and generates a service request trigger (GxORCOUTy).

Note: These parameters are not subject to production test, but verified by design and/or characterization.

The parameters in **Table 26** apply for the maximum reference voltage $V_{\rm ARFF}$ = $V_{\rm DDA}$ + 50 mV.

Table 26 ORC Parameters (Operating Conditions apply)

Parameter	Symb	Symbol		Values	;	Unit	Note / Test Condition
			Min.	Тур.	Max.		
DC Switching Level	V_{ODC}	CC	100	125	200	mV	$V_{AIN} \geq V_{AREF} + V_{ODC}$
Hysteresis	V_{OHYS}	CC	50	-	V _{ODC}	mV	
Detection Delay of a	t_{ODD}	CC	55	-	450	ns	$V_{AIN} \geq V_{AREF}$ + 200 mV
persistent Overvoltage			45	_	105	ns	$V_{AIN} \geq V_{AREF} + 400 \; mV$
Always detected	t_{OPDD}	CC	440	-	-	ns	$V_{AIN} \geq V_{AREF}$ + 200 mV
Overvoltage Pulse			90	-	_	ns	$V_{AIN} \geq V_{AREF}$ + 400 mV
Never detected	t_{OPDN}	CC	_	-	49	ns	$V_{AIN} \geq V_{AREF}$ + 200 mV
Overvoltage Pulse			_	-	30	ns	$V_{AIN} \geq V_{AREF}$ + 400 mV
Release Delay	t_{ORD}	CC	65	_	105	ns	$V_{AIN} \leq V_{AREF}$
Enable Delay	$t_{\sf OED}$	CC	_	100	200	ns	

¹⁾ Always the standard VADC reference, alternate references do not apply to the ORC.






Figure 18 GxORCOUTy Trigger Generation




Figure 19 ORC Detection Ranges



3.2.5 Die Temperature Sensor

The Die Temperature Sensor (DTS) measures the junction temperature $T_{\rm J}$.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 27 Die Temperature Sensor Parameters

Parameter	Symbol			Value	S	Unit	Note /
			Min.	Тур.	Max.		Test Condition
Temperature sensor range	T_{SR}	SR	-40	_	150	°C	
Linearity Error (to the below defined formula)	ΔT_{LE}	СС	_	±1	_	°C	per $\Delta T_{\rm J} \le 30~{\rm ^{\circ}C}$
Offset Error	$\Delta T_{\sf OE}$	СС	_	±6	_	°C	$\Delta T_{\rm OE} = T_{\rm J} - T_{\rm DTS}$ $V_{\rm DDP} \le 3.3 \ {\rm V}^{\rm 1)}$
Measurement time	t_{M}	CC	-	_	100	μS	
Start-up time after reset inactive	t_{TSST}	SR	_	-	10	μS	

¹⁾ At $V_{\rm DDP~max}$ = 3.63 V the typical offset error increases by an additional $\Delta T_{\rm OE}$ = ±1 °C.

The following formula calculates the temperature measured by the DTS in [$^{\circ}$ C] from the RESULT bit field of the DTSSTAT register.

Temperature
$$T_{\text{DTS}}$$
 = (RESULT - 605) / 2.05 [°C]

This formula and the values defined in **Table 27** apply with the following calibration values:

DTSCON.BGTRIM = 8_H

Data Sheet

DTSCON.REFTRIM = 4_H



3.2.6 USB OTG Interface DC Characteristics

The Universal Serial Bus (USB) Interface is compliant to the USB Rev. 2.0 Specification and the OTG Specification Rev. 1.3. High-Speed Mode is not supported.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 28 USB OTG VBUS and ID Parameters (Operating Conditions apply)

Parameter	Symbol		Values	\$	Unit	Note /
		Min.	Тур.	Max.		Test Condition
VBUS input voltage range	V_{IN} CC	0.0	-	5.25	V	
A-device VBUS valid threshold	$V_{\rm B1}$ CC	4.4	-	_	V	
A-device session valid threshold	$V_{\rm B2}$ CC	0.8	-	2.0	V	
B-device session valid threshold	V_{B3} CC	0.8	-	4.0	V	
B-device session end threshold	V_{B4} CC	0.2	-	0.8	V	
VBUS input resistance to ground	R _{VBUS_IN} CC	40	-	100	kOhm	
B-device VBUS pull- up resistor	R _{VBUS_PU}	281	-	_	Ohm	Pull-up voltage = 3.0 V
B-device VBUS pull- down resistor	R _{VBUS_PD}	656	-	_	Ohm	
USB.ID pull-up resistor	R _{UID_PU}	14	_	25	kOhm	
VBUS input current	I _{VBUS_IN} CC	_	_	150	μА	$0 \text{ V} \le \text{V}_{\text{IN}} \le 5.25 \text{ V}:$ $\text{T}_{\text{AVG}} = 1 \text{ ms}$



Table 29 USB OTG Data Line (USB_DP, USB_DM) Parameters (Operating Conditions apply)

Parameter	Sym	bol		Values	3	Unit	Note /
			Min.	Тур.	Max.		Test Condition
Input low voltage	V_{IL}	SR	_	_	0.8	V	
Input high voltage (driven)	V_{IH}	SR	2.0	_	_	V	
Input high voltage (floating) 1)	V_{IHZ}	SR	2.7	_	3.6	V	
Differential input sensitivity	V_{DIS}	СС	0.2	_	_	V	
Differential common mode range	V_{CM}	СС	0.8	_	2.5	V	
Output low voltage	V_{OL}	СС	0.0	_	0.3	V	1.5 kOhm pull- up to 3.6 V
Output high voltage	V_{OH}	СС	2.8	_	3.6	V	15 kOhm pull- down to 0 V
DP pull-up resistor (idle bus)	R_{PUI}	СС	900	_	1 575	Ohm	
DP pull-up resistor (upstream port receiving)	R _{PUA}	CC	1 425	_	3 090	Ohm	
DP, DM pull-down resistor	R_{PD}	СС	14.25	_	24.8	kOhm	
Input impedance DP, DM	Z_{INP}	CC	300	_	_	kOhm	$0 \text{ V} \leq V_{IN} \leq V_{DDP}$
Driver output resistance DP, DM	Z_{DRV}	СС	28	_	44	Ohm	

¹⁾ Measured at A-connector with 1.5 kOhm ± 5% to 3.3 V ± 0.3 V connected to USB_DP or USB_DM and at B-connector with 15 kOhm ± 5% to ground connected to USB_DP and USB_DM.



3.2.7 Oscillator Pins

Note: It is strongly recommended to measure the oscillation allowance (negative resistance) in the final target system (layout) to determine the optimal parameters for the oscillator operation. Please refer to the limits specified by the crystal or ceramic resonator supplier.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

The oscillator pins can be operated with an external crystal (see Figure 20) or in direct input mode (see Figure 21).




Figure 20 Oscillator in Crystal Mode






Figure 21 Oscillator in Direct Input Mode



Table 30 OSC_XTAL Parameters

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.]	Test Condition
Input frequency	$f_{ m OSC}{ m SR}$	4	_	40	MHz	Direct Input Mode selected
		4	_	25	MHz	External Crystal Mode selected
Oscillator start-up time ¹⁾²⁾	t _{OSCS}	-	_	10	ms	
Input voltage at XTAL1	V_{IX} SR	-0.5	_	V _{DDP} + 0.5	V	
Input amplitude (peak- to-peak) at XTAL1 ²⁾³⁾	$V_{PPX}SR$	V_{DDP}	_	V _{DDP} + 1.0	V	
Input high voltage at XTAL1 ⁴⁾	$V_{IHBX}SR$	1.0	_	V _{DDP} + 0.5	V	
Input low voltage at XTAL1 ⁴⁾	$V_{ILBX}SR$	-0.5	_	0.4	V	
Input leakage current at XTAL1	I _{ILX1} CC	-100	_	100	nA	

¹⁾ $t_{\rm OSCS}$ is defined from the moment the oscillator is enabled wih SCU_OSCHPCTRL.MODE until the oscillations reach an amplitude at XTAL1 of 0.4 * $V_{\rm DDP}$.

²⁾ The external oscillator circuitry must be optimized by the customer and checked for negative resistance and amplitude as recommended and specified by crystal suppliers.

³⁾ If the shaper unit is enabled and not bypassed.

⁴⁾ If the shaper unit is bypassed, dedicated DC-thresholds have to be met.



Table 31 RTC_XTAL Parameters

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Input frequency	$f_{\rm OSC}$ SR	_	32.768	_	kHz	
Oscillator start-up time ¹⁾²⁾³⁾	t _{OSCS}	_	-	5	s	
Input voltage at RTC_XTAL1	V_{IX} SR	-0.3	-	V _{BAT} + 0.3	V	
Input amplitude (peak-to-peak) at RTC_XTAL1 ²⁾⁴⁾	$V_{PPX}SR$	0.4	_	_	V	
Input high voltage at RTC_XTAL1 ⁵⁾	$V_{IHBX}SR$	V_{BAT}	_	V _{BAT} + 0.3	V	
Input low voltage at RTC_XTAL1 ⁵⁾	$V_{ILBX}SR$	-0.3	_	V_{BAT}	V	
Input Hysteresis for RTC_XTAL1 ⁵⁾⁶⁾	V_{HYSX} CC	V_{BAT}		_	V	$3.0 \text{ V} \le V_{\text{BAT}} < 3.6 \text{ V}$
		V_{BAT}		_	V	V _{BAT} < 3.0 V
Input leakage current at RTC_XTAL1	I _{ILX1} CC	-100	_	100	nA	

t_{OSCS} is defined from the moment the oscillator is enabled by the user with SCU_OSCULCTRL.MODE until the oscillations reach an amplitude at RTC_XTAL1 of 400 mV.

- 4) If the shaper unit is enabled and not bypassed.
- 5) If the shaper unit is bypassed, dedicated DC-thresholds have to be met.
- 6) Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It can not be guaranteed that it suppresses switching due to external system noise.

The external oscillator circuitry must be optimized by the customer and checked for negative resistance and amplitude as recommended and specified by crystal suppliers.

For a reliable start of the oscillation in crystal mode it is required that V_{BAT} ≥ 3.0 V. A running oscillation is maintained across the full V_{BAT} voltage range.



3.2.8 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

Note: These parameters are not subject to production test, but verified by design and/or characterization.

If not stated otherwise, the operating conditions for the parameters in the following table are:

 $V_{\rm DDP}$ = 3.3 V, $T_{\rm A}$ = 25 °C

Table 32 Power Supply Parameters

Parameter	Symbol		Values			Unit	Note /
			Min.	Тур.	Max.		Test Condition
Active supply current Peripherals enabled Frequency: $f_{\rm CPU}/f_{\rm PERIPH}/f_{\rm CCU}$ in MHz	I_{DDPA}	CC	_	122	_	mA	120 / 120 / 120
			_	110	_		120 / 60 / 60
			_	85	_		60 / 60 / 120
			_	65	_		24 / 24 / 24
			_	52	_		1/1/1
Active supply current Code execution from RAM Flash in Sleep mode	I_{DDPA}	CC	_	98	_	mA	120 / 120 / 120
			_	80	_		120 / 60 / 60
Active supply current ²⁾ Peripherals disabled Frequency: $f_{\text{CPU}}/f_{\text{PERIPH}}/f_{\text{CCU}}$ in MHz	I_{DDPA}	CC	_	115	_	mA	120 / 120 / 120
			_	105	_		120 / 60 / 60
			_	80	_		60 / 60 / 120
			_	63	_		24 / 24 / 24
			_	50	-		1/1/1
Sleep supply current ³⁾ Peripherals enabled Frequency: $f_{\text{CPU}}/f_{\text{PERIPH}}/f_{\text{CCU}}$ in MHz	I_{DDPS}	CC	_	115	-	mA	120 / 120 / 120
			_	105	_		120 / 60 / 60
			_	83	-		60 / 60 / 120
			_	60	_		24 / 24 / 24
			_	48	_		1/1/1
$f_{\text{CPU}}/f_{\text{PERIPH}}/f_{\text{CCU}}$ in kHz	1		_	46	_	1	100 / 100 / 100



Table 32 Power Supply Parameters

Parameter	Symbol			Values	3	Unit	Note / Test Condition
			Min.	Тур.	Max.		
Sleep supply current ⁴⁾ Peripherals disabled Frequency: $f_{\text{CPU}}/f_{\text{PERIPH}}/f_{\text{CCU}}$ in MHz	I _{DDPS}	CC	-	110	_	mA	120 / 120 / 120
			_	100	_	1	120 / 60 / 60
			_	77	_		60 / 60 / 120
			_	59	_		24 / 24 / 24
			_	48	_		1/1/1
$f_{\text{CPU}}/f_{\text{PERIPH}}/f_{\text{CCU}}$ in kHz			_	46	_		100 / 100 / 100
Deep Sleep supply	I_{DDPD}	СС	_	20	_	mA	24 / 24 / 24
current ⁵⁾			_	12	_		4/4/4
Flash in Sleep mode Frequency:			_	10	-		1/1/1
$f_{\text{CPU}}/f_{\text{PERIPH}}/f_{\text{CCU}}$ in MHz							
$f_{\rm CPU}/f_{\rm PERIPH}/f_{\rm CCU}$ in kHz			_	6	_		100 / 100 / 100
Hibernate supply current RTC on ⁷⁾	I_{DDPH}	CC	_	10	_	μΑ	V _{BAT} = 3.3 V
			_	7.5	-		V _{BAT} = 2.4 V
			_	6.2	_		V_{BAT} = 2.0 V
Hibernate supply current	I_{DDPH}	CC	_	9.2	-	μΑ	$V_{\rm BAT}$ = 3.3 V
RTC off ⁸⁾			_	6.7	-		V_{BAT} = 2.4 V
			_	5.6	_		V _{BAT} = 2.0 V
Worst case active supply current ⁹⁾	I_{DDPA}	СС	_	_	180	mA	$V_{\rm DDP}$ = 3.6 V, $T_{\rm J}$ = 150 °C
$\overline{V_{\mathrm{DDA}}}$ power supply current	I_{DDA}	CC	_	_	_11)	mA	
$I_{ extsf{DDP}}$ current at $\overline{ extsf{PORST}}$ Low	I _{DDP_P}	ORST	_	_	16	mA	$V_{\rm DDP}$ = 3.6 V, $T_{\rm J}$ = 150 °C
Power Dissipation	P_{DISS}	CC	_	_	1	W	$V_{\rm DDP}$ = 3.6 V, $T_{\rm J}$ = 150 °C
Wake-up time from Sleep to Active mode	t _{SSA}	СС	_	6	_	cycles	



Table 32 Power Supply Parameters

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.	1	Test Condition
Wake-up time from Deep Sleep to Active mode		_	_	-	ms	Defined by the wake-up of the Flash module, see Section 3.2.9
Wake-up time from Hibernate mode		_	_	-	ms	Wake-up via power-on reset event, see Section 3.3.2

- 1) CPU executing code from Flash, all peripherals idle.
- 2) CPU executing code from Flash.
- 3) CPU in sleep, all peripherals idle, Flash in Active mode.
- 4) CPU in sleep, Flash in Active mode.
- 5) CPU in sleep, peripherals disabled, after wake-up code execution from RAM.
- 6) To wake-up the Flash from its Sleep mode, $f_{CPU} \ge 1$ MHz is required.
- 7) OSC ULP operating with external crystal on RTC XTAL
- 8) OSC ULP off, Hibernate domain operating with OSC SI clock
- 9) Test Power Loop: f_{SYS} = 120 MHz, CPU executing benchmark code from Flash, all CCUs in 100kHz timer mode, all ADC groups in continuous conversion mode, USICs as SPI in internal loop-back mode, CAN in 500kHz internal loop-back mode, interrupt triggered DMA block transfers to parity protected RAMs and FCE, DTS measurements and FPU calculations.
 - The power consumption of each customer application will most probably be lower than this value, but must be evaluated separately.
- 10) I_{DDP} decreases typically by approximately 6 mA when f_{SYS} decreases by 10 MHz, at constant T_{J}
- 11) Sum of currents of all active converters (ADC and DAC)



3.2.9 Flash Memory Parameters

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 33 Flash Memory Parameters

Parameter	Symbol		Value	s	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Erase Time per 256 Kbyte Sector	$t_{ERP}CC$	_	5	5.5	s	
Erase Time per 64 Kbyte Sector	$t_{ERP}CC$	_	1.2	1.4	s	
Erase Time per 16 Kbyte Logical Sector	t _{ERP} CC	_	0.3	0.4	s	
Program time per page ¹⁾	t_{PRP} CC	_	5.5	11	ms	
Erase suspend delay	t _{FL_ErSusp}	_	_	15	ms	
Wait time after margin change	t _{FL_Margin}	10	_	_	μS	
Wake-up time	t _{WU} CC	_	_	270	μS	
Read access time	t _a CC	22	-	_	ns	For operation with $1/f_{CPU} < t_a$ wait states must be configured ²⁾
Data Retention Time, Physical Sector ³⁾⁴⁾	t _{RET} CC	20	_	-	years	Max. 1000 erase/program cycles
Data Retention Time, Logical Sector ³⁾⁴⁾	t _{RETL} CC	20	_	-	years	Max. 100 erase/program cycles
Data Retention Time, User Configuration Block (UCB) ³⁾⁴⁾	t _{RTU} CC	20	_	-	years	Max. 4 erase/program cycles per UCB

In case the Program Verify feature detects weak bits, these bits will be programmed once more. The reprogramming takes an additional time of 5.5 ms.

²⁾ The following formula applies to the wait state configuration: FCON.WSPFLASH \times (1 / f_{CPU}) $\geq t_a$.

³⁾ Storage and inactive time included.

⁴⁾ Values given are valid for an average weighted junction temperature of T_J = 110°C.



3.3 AC Parameters

3.3.1 Testing Waveforms




Figure 22 Rise/Fall Time Parameters




Figure 23 Testing Waveform, Output Delay




Figure 24 Testing Waveform, Output High Impedance



3.3.2 Power-Up and Supply Monitoring

 $\overline{\text{PORST}}$ is always asserted when V_{DDP} and/or V_{DDC} violate the respective thresholds.

Note: These parameters are not subject to production test, but verified by design and/or characterization.




Figure 25 PORST Circuit

Table 34 Supply Monitoring Parameters

Parameter	Symbol		Value	s	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Digital supply voltage reset threshold	V_{POR} CC	2.79 ¹⁾	_	3.05 ²⁾	V	3)
Core supply voltage reset threshold	V_{PV} CC	-	_	1.17	V	
$\overline{V_{ m DDP}}$ voltage to ensure defined pad states	V_{DDPPA} CC	-	1.0	_	V	
PORST rise time	$t_{\rm PR}$ SR	-	_	2	μS	4)
Startup time from power-on reset with code execution from Flash	t _{SSW} CC	-	2.5	3.5	ms	Time to the first user code instruction
$\overline{V_{ extsf{DDC}}}$ ramp up time	t _{VCR} CC	_	550	_	μѕ	Ramp up after power-on or after a reset triggered by a violation of V_{POR} or V_{PV}

¹⁾ Minimum threshold for reset assertion.



- 2) Maximum threshold for reset deassertion.
- 3) The $V_{\rm DDP}$ monitoring has a typical hysteresis of $V_{\rm PORHYS}$ = 180 mV.
- If t_{PR} is not met, low spikes on PORST may be seen during start up (e.g. reset pulses generated by the supply monitoring due to a slow ramping V_{DDP}).




Figure 26 Power-Up Behavior

3.3.3 Power Sequencing

While starting up and shutting down as well as when switching power modes of the system it is important to limit the current load steps. A typical cause for such load steps is changing the CPU frequency $f_{\rm CPU}$. Load steps exceeding the below defined values may cause a power on reset triggered by the supply monitor.

Note: These parameters are not subject to production test, but verified by design and/or characterization.



Table 35 Power Sequencing Parameters

Parameter	Symbol		Value	s	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Positive Load Step Current	$\Delta I_{PLS}SR$	-	_	50	mA	Load increase on $V_{\rm DDP}$ $\Delta t \leq$ 10 ns
Negative Load Step Current	$\Delta I_{NLS}SR$	-	_	150	mA	Load decrease on $V_{\rm DDP}$ $\Delta t \leq$ 10 ns
$V_{ m DDC}$ Voltage Over-/ Undershoot from Load Step	ΔV_{LS} CC	-	_	±100	mV	For maximum positive or negative load step
Positive Load Step Settling Time	t _{PLSS} SR	50	_	-	μS	
Negative Load Step Settling Time	t _{NLSS} SR	100	_	-	μS	
External Buffer Capacitor on V_{DDC}	C _{EXT} SR	-	10	-	μF	In addition $C = 100 \text{ nF}$ capacitor on each V_{DDC} pin

Positive Load Step Examples

System assumptions:

 $f_{\rm CPU}$ = $f_{\rm SYS}$, target frequency $f_{\rm CPU}$ = 120 MHz, main PLL $f_{\rm VCO}$ = 480 MHz, stepping done by K2 divider, $t_{\rm PLSS}$ between individual steps:

24 MHz - 48 MHz - 68 MHz - 96 MHz - 120 MHz (K2 steps 20 - 10 - 7 - 5 - 4)

24 MHz - 68 MHz - 96 MHz - 120 MHz (K2 steps 20 - 7 - 5 - 4)

24 MHz - 68 MHz - 120 MHz (K2 steps 20 - 7 - 4)



3.3.4 Phase Locked Loop (PLL) Characteristics

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Main and USB PLL

Table 36 PLL Parameters

Parameter	Symbol		Value	s	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Accumulated Jitter	$D_{P}CC$	_	_	±5	ns	accumulated over 300 cycles $f_{\rm SYS}$ = 120 MHz
Duty Cycle ¹⁾	$D_{DC}CC$	46	50	54	%	Low pulse to total period, assuming an ideal input clock source
PLL base frequency	$f_{ m PLLBASE}$ CC	30	-	140	MHz	
VCO input frequency	$f_{REF}CC$	4	-	16	MHz	
VCO frequency range	$f_{\sf VCO}$ CC	260	-	520	MHz	
PLL lock-in time	t _L CC	_	_	400	μS	

^{1) 50%} for even K2 divider values, 50±(10/K2) for odd K2 divider values.



3.3.5 Internal Clock Source Characteristics

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Fast Internal Clock Source

Table 37 Fast Internal Clock Parameters

Parameter	Symbol		Values	S	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Nominal frequency	$f_{\sf OFINC}$	_	36.5	_	MHz	not calibrated
	CC	_	24	_	MHz	calibrated
Accuracy	Δf_{OFI}	-0.5	-	0.5	%	automatic calibration ¹⁾²⁾
		-15	_	15	%	factory calibration, $V_{\rm DDP}$ = 3.3 V
		-25	_	25	%	no calibration, $V_{\rm DDP}$ = 3.3 V
		-7	_	7	%	Variation over voltage range ³⁾ $3.13 \text{ V} \leq V_{\text{DDP}} \leq 3.63 \text{ V}$
Start-up time	t _{OFIS} CC	_	50	_	μS	

¹⁾ Error in addition to the accuracy of the reference clock.

²⁾ Automatic calibration compensates variations of the temperature and in the $V_{\rm DDP}$ supply voltage.

³⁾ Deviations from the nominal $V_{\rm DDP}$ voltage induce an additional error to the uncalibrated and/or factory calibrated oscillator frequency.



Slow Internal Clock Source

Table 38 Slow Internal Clock Parameters

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Nominal frequency	$f_{OSI}CC$	-	32.768	-	kHz	
Accuracy	$\Delta f_{ m OSI}$	-4	_	4	%	V_{BAT} = const. 0 °C $\leq T_{A} \leq$ 85 °C
		-5	_	5	%	$V_{\rm BAT}$ = const. $T_{\rm A}$ < 0 °C or $T_{\rm A}$ > 85 °C
		-5	-	5	%	$2.4 \text{ V} \leq V_{\text{BAT}},$ $T_{\text{A}} = 25 \text{ °C}$
		-10	_	10	%	$1.95 \text{ V} \le V_{\text{BAT}} < 2.4 \text{ V},$ $T_{\text{A}} = 25 \text{ °C}$
Start-up time	t _{OSIS} CC	_	50	_	μS	



3.3.6 JTAG Interface Timing

The following parameters are applicable for communication through the JTAG debug interface. The JTAG module is fully compliant with IEEE1149.1-2000.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating conditions apply.

Table 39 JTAG Interface Timing Parameters

Parameter	Syı	mbol		Values		Unit	Note /
			Min.	Тур.	Max.		Test Condition
TCK clock period	<i>t</i> ₁	SR	25	_	_	ns	
TCK high time	t_2	SR	10	_	_	ns	
TCK low time	t_3	SR	10	_	_	ns	
TCK clock rise time	t_4	SR	_	_	4	ns	
TCK clock fall time	<i>t</i> ₅	SR	_	_	4	ns	
TDI/TMS setup to TCK rising edge	<i>t</i> ₆	SR	6	-	_	ns	
TDI/TMS hold after TCK rising edge	<i>t</i> ₇	SR	6	-	_	ns	
TDO valid after TCK falling	<i>t</i> ₈	CC	_	_	13	ns	C _L = 50 pF
edge ¹⁾ (propagation delay)			3	_	_	ns	C _L = 20 pF
TDO hold after TCK falling edge ¹⁾	t ₁₈	CC	2	-	_	ns	
TDO high imped. to valid from TCK falling edge ¹⁾²⁾	<i>t</i> ₉	CC	-	_	14	ns	C _L = 50 pF
TDO valid to high imped. from TCK falling edge ¹⁾	t ₁₀	CC	-	_	13.5	ns	C _L = 50 pF

¹⁾ The falling edge on TCK is used to generate the TDO timing.

²⁾ The setup time for TDO is given implicitly by the TCK cycle time.






Figure 27 Test Clock Timing (TCK)




Figure 28 JTAG Timing



3.3.7 Serial Wire Debug Port (SW-DP) Timing

The following parameters are applicable for communication through the SW-DP interface.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating conditions apply.

 Table 40
 SWD Interface Timing Parameters (Operating Conditions apply)

Syr	nbol		Value	s	Unit	
		Min.	Тур.	Max.		Test Condition
$t_{\rm SC}$	SR	25	-	_	ns	C _L = 30 pF
		40	_	_	ns	C _L = 50 pF
<i>t</i> ₁	SR	10	_	500000	ns	
t_2	SR	10	_	500000	ns	
<i>t</i> ₃	SR	6	-	_	ns	
t_4	SR	6	_	_	ns	
<i>t</i> ₅	CC	_	_	17	ns	C _L = 50 pF
		_	_	13	ns	C _L = 30 pF
<i>t</i> ₆	CC	3	-	-	ns	
	t_{SC} t_{1} t_{2} t_{3} t_{4} t_{5}	t_1 SR t_2 SR t_3 SR t_4 SR t_5 CC	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$




Figure 29 SWD Timing



3.3.8 Embedded Trace Macro Cell (ETM) Timing

The data timing refers to the active clock edge. The XMC4500 ETM uses the half-rate clocking mode. In this mode both, the rising and falling clock edges are active clock edges.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating conditions apply, with $C_1 \le 15$ pF.

Table 41 ETM Interface Timing Parameters

Parameter	Syı	mbol		Value	s	Unit	Note / Test Condition
			Min.	Тур.	Max.		
TRACECLK period	t_1	СС	16.7	_	_	ns	_
TRACECLK high time	t_2	СС	2	_	_	ns	_
TRACECLK low time	t_3	CC	2	_	-	ns	_
TRACECLK and TRACEDATA rise time	t_4	CC	_	-	3	ns	_
TRACECLK and TRACEDATA fall time	<i>t</i> ₅	CC	_	-	3	ns	_
TRACEDATA output valid time	<i>t</i> ₆	CC	-2	-	3	ns	_




Figure 30 ETM Clock Timing




Figure 31 ETM Data Timing



3.3.9 Peripheral Timing

3.3.9.1 Delta-Sigma Demodulator Digital Interface Timing

The following parameters are applicable for the digital interface of the Delta-Sigma Demodulator (DSD).

The data timing is relative to the active clock edge. Depending on the operation mode of the connected modulator that can be the rising and falling clock edge.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 42 DSD Interface Timing Parameters

Parameter	Syı	mbol	,	Values	;	Unit	Note /
			Min.	Тур.	Max.		Test Condition
MCLK period in master mode	<i>t</i> ₁	CC	33.3	-	_	ns	$t_1 \ge 4 \times t_{\text{PERIPH}}^{-1}$
MCLK high time in master mode	t_2	CC	9	-	_	ns	$t_2 > t_{PERIPH}^{-1}$
MCLK low time in master mode	t_3	CC	9	_	_	ns	$t_3 > t_{PERIPH}^{-1}$
MCLK period in slave mode	<i>t</i> ₁	SR	33.3	_	_	ns	$t_1 \ge 4 \times t_{\text{PERIPH}}^{-1}$
MCLK high time in slave mode	t_2	SR	t _{PERIPH}	-	_	ns	1)
MCLK low time in slave mode	<i>t</i> ₃	SR	t_{PERIPH}	_	_	ns	1)
DIN input setup time to the active clock edge	t_4	SR	t _{PERIPH} + 4	_	_	ns	1)
DIN input hold time from the active clock edge	<i>t</i> ₅	SR	t _{PERIPH} + 3	_	_	ns	1)

¹⁾ $t_{PERIPH} = 1 / f_{PERIPH}$






Figure 32 DSD Data Timing

3.3.9.2 Synchronous Serial Interface (USIC SSC) Timing

The following parameters are applicable for a USIC channel operated in SSC mode.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 43 USIC SSC Master Mode Timing

Parameter	rameter Symbol Values				Unit	Note /
		Min.	Тур.	Max.		Test Condition
SCLKOUT master clock period	t _{CLK} CC	33.3	-	_	ns	
Slave select output SELO active to first SCLKOUT transmit edge	t ₁ CC	t _{PB} - 6.5 ¹⁾	_	_	ns	
Slave select output SELO inactive after last SCLKOUT receive edge	t ₂ CC	t _{PB} - 8.5 ¹⁾	_	_	ns	
Data output DOUT[3:0] valid time	t ₃ CC	-6	_	8	ns	
Receive data input DX0/DX[5:3] setup time to SCLKOUT receive edge	t ₄ SR	23	_	_	ns	
Data input DX0/DX[5:3] hold time from SCLKOUT receive edge	t ₅ SR	1	_	_	ns	

¹⁾ $t_{PB} = 1 / f_{PB}$



Table 44 USIC SSC Slave Mode Timing

Parameter	Symbol		,	Values	5	Unit	Note /
			Min.	Тур.	Max.		Test Condition
DX1 slave clock period	t_{CLK}	SR	66.6	-	_	ns	
Select input DX2 setup to first clock input DX1 transmit edge ¹⁾	t ₁₀	SR	3	_	-	ns	
Select input DX2 hold after last clock input DX1 receive edge ¹⁾	t ₁₁	SR	4	_	_	ns	
Receive data input DX0/DX[5:3] setup time to shift clock receive edge ¹⁾	t ₁₂	SR	6	_	-	ns	
Data input DX0/DX[5:3] hold time from clock input DX1 receive edge ¹⁾	t ₁₃	SR	4	_	_	ns	
Data output DOUT[3:0] valid time	t ₁₄	СС	0	_	24	ns	

¹⁾ This input timing is valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).






Figure 33 USIC - SSC Master/Slave Mode Timing

Note: This timing diagram shows a standard configuration, for which the slave select signal is low-active, and the serial clock signal is not shifted and not inverted.



3.3.9.3 Inter-IC (IIC) Interface Timing

The following parameters are applicable for a USIC channel operated in IIC mode.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 45 USIC IIC Standard Mode Timing¹⁾

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Fall time of both SDA and SCL	t ₁ CC/SR	-	-	300	ns	
Rise time of both SDA and SCL	t ₂ CC/SR	-	-	1000	ns	
Data hold time	t ₃ CC/SR	0	-	-	μs	
Data set-up time	t ₄ CC/SR	250	-	-	ns	
LOW period of SCL clock	t ₅ CC/SR	4.7	-	-	μs	
HIGH period of SCL clock	t ₆ CC/SR	4.0	-	-	μs	
Hold time for (repeated) START condition	t ₇ CC/SR	4.0	-	-	μs	
Set-up time for repeated START condition	t ₈ CC/SR	4.7	-	-	μs	
Set-up time for STOP condition	t ₉ CC/SR	4.0	-	-	μs	
Bus free time between a STOP and START condition	t ₁₀ CC/SR	4.7	-	-	μs	
Capacitive load for each bus line	$C_{b}SR$	-	-	400	pF	

¹⁾ Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximalely 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.



Table 46 USIC IIC Fast Mode Timing¹⁾

Parameter	Symbol		Values	3	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Fall time of both SDA and SCL	t ₁ CC/SR	20 + 0.1*C _b	-	300	ns	
Rise time of both SDA and SCL	t ₂ CC/SR	20 + 0.1*C _b	-	300	ns	
Data hold time	t ₃ CC/SR	0	-	-	μs	
Data set-up time	t ₄ CC/SR	100	-	-	ns	
LOW period of SCL clock	t ₅ CC/SR	1.3	-	-	μs	
HIGH period of SCL clock	t ₆ CC/SR	0.6	-	-	μs	
Hold time for (repeated) START condition	t ₇ CC/SR	0.6	-	-	μs	
Set-up time for repeated START condition	t ₈ CC/SR	0.6	-	-	μs	
Set-up time for STOP condition	t ₉ CC/SR	0.6	-	-	μs	
Bus free time between a STOP and START condition	t ₁₀ CC/SR	1.3	-	-	μs	
Capacitive load for each bus line	C _b SR	-	-	400	pF	

¹⁾ Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximalely 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

²⁾ C_b refers to the total capacitance of one bus line in pF.






Figure 34 USIC IIC Stand and Fast Mode Timing

3.3.9.4 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 47 USIC IIS Master Transmitter Timing

Parameter	Symbol		Values	i	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Clock period	t ₁ CC	33.3	_	_	ns	
Clock high time	t ₂ CC	0.35 x	_	_	ns	
		t_{1min}				
Clock low time	t ₃ CC	0.35 x	_	_	ns	
		t_{1min}				
Hold time	t ₄ CC	0	_	_	ns	
Clock rise time	t ₅ CC	_	_	0.15 x	ns	
				t _{1min}		






Figure 35 USIC IIS Master Transmitter Timing

Table 48 USIC IIS Slave Receiver Timing

Parameter	Symbol		Values	6	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Clock period	t ₆ SR	66.6	_	_	ns	
Clock high time	t ₇ SR	0.35 x	_	_	ns	
		$t_{\rm 6min}$				
Clock low time	t ₈ SR	0.35 x	_	_	ns	
		$t_{\rm 6min}$				
Set-up time	t ₉ SR	0.2 x	_	_	ns	
		$t_{\rm 6min}$				
Hold time	t ₁₀ SR	0	_	_	ns	




Figure 36 USIC IIS Slave Receiver Timing



3.3.9.5 SDMMC Interface Timing

Note: These parameters are not subject to production test, but verified by design and/or

characterization.

Note: Operating Conditions apply, total external capacitive load C_L = 40 pF.

AC Timing Specifications (Full-Speed Mode)

Table 49 SDMMC Timing for Full-Speed Mode

Parameter	Symbo	ol	Values	5	Unit	Note/ Test
			Min.	Max.		Condition
Clock frequency in full speed transfer mode $(1/t_{pp})$	$f_{\sf pp}$	СС	0	24	MHz	
Clock cycle in full speed transfer mode	$t_{\rm pp}$	СС	40	_	ns	
Clock low time	t_{WL}	CC	10	_	ns	
Clock high time	t _{WH}	CC	10	_	ns	
Clock rise time	t_{TLH}	CC	-	10	ns	
Clock fall time	t_{THL}	СС	-	10	ns	
Inputs setup to clock rising edge	t _{ISU_F}	SR	2	_	ns	
Inputs hold after clock rising edge	t _{IH_F}	SR	2	_	ns	
Outputs valid time in full speed mode	t _{ODLY_F}	CC	_	10	ns	
Outputs hold time in full speed mode	t _{OH_F}	СС	0	_	ns	

Table 50 SD Card Bus Timing for Full-Speed Mode¹⁾

Parameter	Symbol	nbol Values		Unit	Note/ Test	
		Min.	Max.		Condition	
SD card input setup time	t _{ISU}	5	_	ns		
SD card input hold time	t _{IH}	5	_	ns		



Table 50 SD Card Bus Timing for Full-Speed Mode¹⁾ (cont'd)

Parameter	Symbol	Value	s	Unit	Note/ Test	
		Min.	Max.		Condition	
SD card output valid time	t _{ODLY}	_	14	ns		
SD card output hold time	t _{OH}	0	_	ns		

¹⁾ Reference card timing values for calculation examples. Not subject to production test and not characterized.

Full-Speed Output Path (Write)




Figure 37 Full-Speed Output Path

Full-Speed Write Meeting Setup (Maximum Delay)

The following equations show how to calculate the allowed skew range between the SD_CLK and SD_DAT/CMD signals on the PCB.

No clock delay:

(1)

 $t_{ODLY_F} + t_{DATA_DELAY} + t_{TAP_DELAY} + t_{ISU} < t_{WL}$



With clock delay:

$$t_{ODLY_F} + t_{DATA_DELAY} + t_{TAP_DELAY} + t_{ISU} < t_{WL} + t_{CLK_DELAY}$$

(3)

$$t_{\mathrm{DATA_DELAY}} + t_{\mathrm{TAP_DELAY}} + t_{\mathrm{WL}} < t_{\mathrm{PP}} + t_{\mathrm{CLK_DELAY}} - t_{\mathrm{ISU}} - t_{\mathrm{ODLY_F}}$$

$$t_{DATA\ DELAY}+t_{TAP\ DELAY}+20<40+t_{CLK\ DELAY}-5-10$$

$$t_{DATA\ DELAY} < 5 + t_{CLK\ DELAY} - t_{TAP\ DELAY}$$

The data can be delayed versus clock up to 5 ns in ideal case of t_{WI} = 20 ns.

Full-Speed Write Meeting Hold (Minimum Delay)

The following equations show how to calculate the allowed skew range between the SD CLK and SD DAT/CMD signals on the PCB.

(4)

$$t_{\rm CLK_DELAY} < t_{\rm WL} + t_{\rm OH_F} + t_{\rm DATA_DELAY} + t_{\rm TAP_DELAY} - t_{\rm IH}$$

$$t_{\rm CLK_DELAY} < 20 + t_{\rm DATA_DELAY} + t_{\rm TAP_DELAY} - 5$$

$$t_{DATA\ DELAY} < 15 + t_{CLK\ DELAY} + t_{TAP\ DELAY}$$

The clock can be delayed versus data up to 18.2 ns (external delay line) in ideal case of $t_{\rm WL}$ = 20 ns, with maximum $t_{\rm TAP\ DELAY}$ = 3.2 ns programmed.

(5)



Electrical Parameters

Full-Speed Input Path (Read)




Figure 38 Full-Speed Input Path

Full-Speed Read Meeting Setup (Maximum Delay)

The following equations show how to calculate the allowed combined propagation delay range of the SD_CLK and SD_DAT/CMD signals on the PCB.

$$t_{\rm CLK_DELAY} + t_{\rm DATA_DELAY} + t_{\rm TAP_DELAY} + t_{\rm ODLY} + t_{\rm ISU_F} < 0.5 \times t_{\rm pp}$$

$$t_{\rm CLK_DELAY} + t_{\rm DATA_DELAY} < 0.5 \times t_{\rm pp} - t_{\rm ODLY} - t_{\rm ISU_F} - t_{\rm TAP_DELAY}$$

$$t_{\rm CLK_DELAY} + t_{\rm DATA_DELAY} < 20 - 14 - 2 - t_{\rm TAP_DELAY}$$

$$t_{\rm CLK_DELAY} + t_{\rm DATA_DELAY} < 4 - t_{\rm TAP_DELAY}$$

The data + clock delay can be up to 4 ns for a 40 ns clock cycle.

(6)



Electrical Parameters

Full-Speed Read Meeting Hold (Minimum Delay)

The following equations show how to calculate the allowed combined propagation delay range of the SD_CLK and SD_DAT/CMD signals on the PCB.

$$t_{CLK_DELAY} + t_{OH} + t_{DATA_DELAY} + t_{TAP_DELAY} > t_{IH_F}$$

$$t_{CLK_DELAY} + t_{DATA_DELAY} > t_{IH_F} - t_{OH} - t_{TAP_DELAY}$$

$$t_{CLK_DELAY} + t_{DATA_DELAY} > 2 - t_{TAP_DELAY}$$

The data + clock delay must be greater than 2 ns if $t_{\rm TAP\ DELAY}$ is not used.

If the $t_{\mathsf{TAP_DELAY}}$ is programmed to at least 2 ns, the data + clock delay must be greater than 0 ns (or less). This is always fulfilled.

AC Timing Specifications (High-Speed Mode)

Table 51 SDMMC Timing for High-Speed Mode

Parameter	Symbo	Symbol			Unit	Note/ Test
				Max.		Condition
Clock frequency in high speed transfer mode $(1/t_{pp})$	$f_{\sf pp}$	СС	0	48	MHz	
Clock cycle in high speed transfer mode	$t_{\sf pp}$	СС	20	_	ns	
Clock low time	t_{WL}	CC	7	_	ns	
Clock high time	t_{WH}	CC	7	_	ns	
Clock rise time	t_{TLH}	CC	_	3	ns	
Clock fall time	t_{THL}	CC	_	3	ns	
Inputs setup to clock rising edge	t _{ISU_H}	SR	2	_	ns	
Inputs hold after clock rising edge	t _{IH_H}	SR	2	_	ns	
Outputs valid time in high speed mode	t _{ODLY_} H	CC	_	14	ns	
Outputs hold time in high speed mode	t _{OH_H}	СС	2	_	ns	



Table 52 SD Card Bus Timing for High-Speed Mode¹⁾

Parameter	Symbol	Value	s	Unit	Note/ Test Condition
		Min.	Max.		
SD card input setup time	t _{ISU}	6	_	ns	
SD card input hold time	t_{IH}	2	_	ns	
SD card output valid time	t_{ODLY}	_	14	ns	
SD card output hold time	t _{OH}	2.5	_	ns	

¹⁾ Reference card timing values for calculation examples. Not subject to production test and not characterized.

High-Speed Output Path (Write)




Figure 39 High-Speed Output Path

High-Speed Write Meeting Setup (Maximum Delay)

The following equations show how to calculate the allowed skew range between the SD_CLK and SD_DAT/CMD signals on the PCB.



No clock delay:

$$t_{ODLY_H} + t_{DATA_DELAY} + t_{TAP_DELAY} + t_{ISU} < t_{WL}$$

With clock delay:

$$t_{\mathrm{ODLY_H}} + t_{\mathrm{DATA_DELAY}} + t_{\mathrm{TAP_DELAY}} + t_{\mathrm{ISU}} < t_{\mathrm{WL}} + t_{\mathrm{CLK_DELAY}}$$

$$t_{\mathrm{DATA\ DELAY}} + t_{\mathrm{TAP\ DELAY}} - t_{\mathrm{CLK\ DELAY}} < t_{\mathrm{WL}} - t_{\mathrm{ISU}} - t_{\mathrm{ODLY\ H}}$$

$$t_{\mathrm{DATA\ DELAY}} - t_{\mathrm{CLK\ DELAY}} < t_{\mathrm{WL}} - t_{\mathrm{ISU}} - t_{\mathrm{ODLY\ H}} - t_{\mathrm{TAP\ DELAY}}$$

$$t_{DATA\ DELAY} - t_{CLK\ DELAY} < 10 - 6 - 14 - t_{TAP\ DELAY}$$

$$t_{DATA\ DELAY} - t_{CLK\ DELAY} < -10 - t_{TAP\ DELAY}$$

The data delay is less than the clock delay by at least 10 ns in the ideal case where $t_{\rm WL}$ = 10 ns.

High-Speed Write Meeting Hold (Minimum Delay)

The following equations show how to calculate the allowed skew range between the SD CLK and SD DAT/CMD signals on the PCB.

$$\begin{split} t_{CLK_DELAY} < t_{WL} + t_{OH_H} + t_{DATA_DELAY} + t_{TAP_DELAY} - t_{IH} \\ t_{CLK_DELAY} - t_{DATA_DELAY} < t_{WL} + t_{OH_H} + t_{TAP_DELAY} - t_{IH} \\ t_{CLK_DELAY} - t_{DATA_DELAY} < 10 + 2 + t_{TAP_DELAY} - 2 \\ t_{CLK_DELAY} - t_{DATA_DELAY} < 10 + t_{TAP_DELAY} - 2 \end{split}$$

The clock can be delayed versus data up to 13.2 ns (external delay line) in ideal case of $t_{\rm WL}$ = 10 ns, with maximum $t_{\rm TAP\ DELAY}$ = 3.2 ns programmed.



High-Speed Input Path (Read)




Figure 40 High-Speed Input Path

High-Speed Read Meeting Setup (Maximum Delay)

The following equations show how to calculate the allowed combined propagation delay range of the SD_CLK and SD_DAT/CMD signals on the PCB.

$$(11)$$

$$t_{\text{CLK_DELAY}} + t_{\text{DATA_DELAY}} + t_{\text{TAP_DELAY}} + t_{\text{ODLY}} + t_{\text{ISU_H}} < t_{pp}$$

$$t_{\text{CLK_DELAY}} + t_{\text{DATA_DELAY}} < t_{pp} - t_{\text{ODLY}} - t_{\text{ISU_H}} - t_{\text{TAP_DELAY}}$$

$$t_{\text{CLK_DELAY}} + t_{\text{DATA_DELAY}} < 20 - 14 - 2 - t_{\text{TAP_DELAY}}$$

$$t_{\text{CLK_DELAY}} + t_{\text{DATA_DELAY}} < 4 - t_{\text{TAP_DELAY}}$$

The data + clock delay can be up to 4 ns for a 20 ns clock cycle.



High-Speed Read Meeting Hold (Minimum Delay)

The following equations show how to calculate the allowed combined propagation delay range of the SD_CLK and SD_DAT/CMD signals on the PCB.

(12)

$$\begin{split} t_{\text{CLK_DELAY}} + t_{\text{OH}} + t_{\text{DATA_DELAY}} + t_{\text{TAP_DELAY}} > t_{\text{IH_H}} \\ t_{\text{CLK_DELAY}} + t_{\text{DATA_DELAY}} > t_{\text{IH_H}} - t_{\text{OH}} - t_{\text{TAP_DELAY}} \\ t_{\text{CLK_DELAY}} + t_{\text{DATA_DELAY}} > 2 - 2.5 - t_{\text{TAP_DELAY}} \\ t_{\text{CLK_DELAY}} + t_{\text{DATA_DELAY}} > 0.5 - t_{\text{TAP_DELAY}} \end{split}$$

The data + clock delay must be greater than -0.5 ns for a 20 ns clock cycle. This is always fulfilled.

3.3.10 EBU Timing

Data Sheet

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating Conditions apply, with Class A2 pins and $C_{\rm L}$ = 16 pF.

3.3.10.1 EBU Asynchronous Timing

Note: For each timing, the accumulated PLL jitter must be added separately.

Table 53 Common Timing Parameters for all Asynchronous Timings

Parameter				Limit Values		Unit	Edge
			bol	Min.	Max.		Setting
Pulse width deviation from the ideal			t _a	-1	1.5	ns	sharp
programmed width due to the A2 pad asymmetry, strong driver mode, rise delay - fall delay. $C_{\rm L}$ = 16 pF.				-2	1		medium
AD(24:16) output delay	to ADV rising	СС	t ₁₃	-5.5	2		_
AD(24:16) output delay edge, multiplexed read / write			t ₁₄	-5.5	2		_



Read Timing

Table 54 Asynchronous Read Timing, Multiplexed and Demultiplexed

Parameter			Symbol	Limit Values		Unit
				Min.	Max.	
A(24:16) output delay	to RD rising edge,	СС	t_0	-2.5	2.5	ns
A(24:16) output delay	deviation from the ideal programmed value.	CC	<i>t</i> ₁	-2.5	2.5	
CS rising edge		СС	t_2	-2	2.5	
ADV rising edge		СС	t_3	-1.5	4.5	
BC rising edge		CC	t_4	-2.5	2.5	
WAIT input setup		SR	<i>t</i> ₅	12	_	
WAIT input hold		SR	<i>t</i> ₆	0	_	
Data input setup		SR	<i>t</i> ₇	12	_	
Data input hold		SR	t ₈	0	_	
RD / WR output delay		СС	<i>t</i> ₉	-2.5	1.5	



Multiplexed Read Timing




Figure 41 Multiplexed Read Access



Demultiplexed Read Timing




Figure 42 Demultiplexed Read Access



Write Timing

Table 55 Asynchronous Write Timing, Multiplexed and Demultiplexed

Parameter			Symbol	Limit Values		Unit
					Max.	
A(24:0) output delay	to RD/WR rising	СС	t ₃₀	-2.5	2.5	ns
A(24:0) output delay	edge, deviation from the ideal programmed value.	CC	t ₃₁	-2.5	2.5	
CS rising edge		CC	t ₃₂	-2	2	
ADV rising edge		CC	t ₃₃	-2	4.5	
BC rising edge		CC	t ₃₄	-2.5	2	
WAIT input setup		SR	t ₃₅	12	_	
WAIT input hold		SR	t ₃₆	0	_	
Data output delay		CC	t ₃₇	-5.5	2	
Data output delay		СС	t ₃₈	-5.5	2	
RD / WR output delay		СС	t ₃₉	-2.5	1.5	



Multiplexed Write Timing




Figure 43 Multiplexed Write Access



Demultiplexed Write Timing




Figure 44 Demultiplexed Write Access



3.3.10.2 EBU Burst Mode Access Timing

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating Conditions apply, with Class A2 pins and $C_1 = 16 \text{ pF}$.

Table 56 EBU Burst Mode Read / Write Access Timing Parameters

Parameter	Symbol			Values	5	Unit	Note /
			Min.	Тур.	Max.	1	Test Condition
Output delay from BFCLKO rising edge	t ₁₀	CC	-2	_	2	ns	_
RD and RD/WR active/inactive after BFCLKO active edge ¹⁾	t ₁₂	CC	-2	_	2	ns	_
CSx output delay from BFCLKO active edge ¹⁾	t ₂₁	CC	-2.5	-	1.5	ns	_
ADV active/inactive after BFCLKO active edge ²⁾	t ₂₂	CC	-2	-	2	ns	_
BAA active/inactive after BFCLKO active edge ²⁾	t _{22a}	CC	-2.5	-	1.5	ns	_
Data setup to BFCLKI rising edge ³⁾	t ₂₃	SR	3	-	_	ns	-
Data hold from BFCLKI rising edge ³⁾	t ₂₄	SR	0	-	_	ns	-
WAIT setup (low or high) to BFCLKI rising edge ³⁾	t ₂₅	SR	3	-	_	ns	-
WAIT hold (low or high) from BFCLKI rising edge ³⁾	t ₂₆	SR	0	-	_	ns	-

An active edge can be a rising or falling edge, depending on the settings of bits BFCON.EBSE / ECSE and the clock divider ratio.

For BUSCONx. EBSE = 0 and BUSAPx.EXTCLK = 11_B, add 2 internal bus clock periods.

For BUSCONx. EBSE = 0 and other values of BUSAPx.EXTCLK, add 1 internal bus clock period.

Negative minimum values for these parameters mean that the last data read during a burst may be corrupted. However, with clock feedback enabled, this value is an oversampling not required for the internal bus transaction, and will be discarded.

²⁾ This parameter is valid for BUSCONx.EBSE = 1 and BUSAPx.EXTCLK = 00_B. For BUSCONx.EBSE = 1 and other values of BUSAPx.EXTCLK, ADV and BAA will be delayed by 1/2 of the internal bus clock period T_{CPU} = 1 / f_{CPU}.



3) If the clock feedback is not enabled, the input signals are latched using the internal clock in the same way as for asynchronous access. Thus, t₅, t₆, t₇ and t₈ from the asynchronous timing apply.




Figure 45 EBU Burst Mode Read / Write Access Timing



3.3.10.3 EBU Arbitration Signal Timing

Note: These parameters are not subject to production test, but verified by design and/or

characterization.

Note: Operating Conditions apply.

Table 57 EBU Arbitration Signal Timing Parameters

Parameter	Syı	Symbol		Values			Note /
			Min.	Тур.	Max.		Test Cond ition
Output delay from BFCLKO rising edge	<i>t</i> ₁	СС	_	-	16	ns	$C_{\rm L}$ = 50 pF
Data setup to BFCLKO falling edge	t_2	SR	11	_	_	ns	_
Data hold from BFCLKO falling edge	<i>t</i> ₃	SR	2	_	_	ns	_




Figure 46 EBU Arbitration Signal Timing



3.3.10.4 EBU SDRAM Access Timing

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating Conditions apply, with Class A2 pins and $C_1 = 16 \text{ pF}$.

Table 58 EBU SDRAM Access SDCLKO Signal Timing Parameters

			_		_		
Parameter	Sy	mbol		Value	Unit	Note /	
			Min.	Тур.	Max.		Test Con dition
SDCLKO period	t ₁	CC	12.5	_	_	ns	_
SDCLKO high time	t_2	SR	5.5	_	_	ns	_
SDCLKO low time	t_3	SR	3.75	_	_	ns	_
SDCLKO rise time	t_4	SR	-	-	3.0	ns	-
SDCLKO fall time	t ₅	SR	-	-	3.0	ns	-




Figure 47 EBU SDRAM Access CLKOUT Timing



Table 59 EBU SDRAM Access Signal Timing Parameters

Parameter			Symbol	Limit Values		Unit
			Min.	Min. Max.		
A(15:0) output valid	from SDCLKO	CC	<i>t</i> ₆	-	9	ns
A(15:0) output hold	low-to-high	CC	<i>t</i> ₇	3	_	
CS(3:0) low	transition	CC	<i>t</i> ₈	_	9	
CS(3:0) high		CC	t_9	3	_	
RAS low		CC	t ₁₀	_	9	
RAS high		SR	t ₁₁	3	_	
CAS low		SR	t ₁₂	-	9	
CAS high		CC	t ₁₃	3	_	
RD/WR low		CC	t ₁₄	_	9	
RD/WR high		CC	t ₁₅	3	_	
BC(3:0) low		CC	t ₁₆	_	9	
BC(3:0) high		CC	t ₁₇	3	_	
D(15:0) output valid		CC	t ₁₈	_	9	
D(15:0) output hold		CC	t ₁₉	3	_	
CKE output valid ¹⁾		CC	t ₂₂	_	7	
CKE output hold ¹⁾		CC	t ₂₃	2	_	
D(15:0) input hold		SR	t ₂₁	3	_	
D(15:0) input setup to transition	SDCLKO low-to-high	SR	t ₂₀	4	-	

¹⁾ Not depicted in the read and write access timing figures below.






Figure 48 EBU SDRAM Read Access Timing






Figure 49 EBU SDRAM Write Access Timing

Data Sheet



3.3.11 USB Interface Characteristics

The Universal Serial Bus (USB) Interface is compliant to the USB Rev. 2.0 Specification and the OTG Specification Rev. 1.3. High-Speed Mode is not supported.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

 Table 60
 USB Timing Parameters (operating conditions apply)

Parameter	Sym	bol	Values		Unit	Note /	
			Min.	Тур.	Max.		Test Condition
Rise time	t_{R}	CC	4	_	20	ns	C _L = 50 pF
Fall time	t_{F}	CC	4	_	20	ns	C _L = 50 pF
Rise/Fall time matching	$t_{\rm R}/t_{\rm F}$	CC	90	_	111.11	%	C _L = 50 pF
Crossover voltage	V _{CRS}	CC	1.3	_	2.0	V	C _L = 50 pF




Figure 50 USB Signal Timing



3.3.12 Ethernet Interface (ETH) Characteristics

For proper operation of the Ethernet Interface it is required that $f_{SYS} \ge 100$ MHz.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

3.3.12.1 ETH Measurement Reference Points




Figure 51 ETH Measurement Reference Points



3.3.12.2 ETH Management Signal Parameters (ETH_MDC, ETH_MDIO)

Table 61 ETH Management Signal Timing Parameters

Parameter		nbol		Values	3	Unit	Note /	
			Min.	Тур.	Max.		Test Conditi on	
ETH_MDC period	t_1	CC	400	-	_	ns	C _L = 25 pF	
ETH_MDC high time	t_2	CC	160	_	_	ns		
ETH_MDC low time	t_3	CC	160	-	_	ns		
ETH_MDIO setup time (output)	t_4	CC	10	-	_	ns		
ETH_MDIO hold time (output)	t ₅	СС	10	-	_	ns		
ETH_MDIO data valid (input)	<i>t</i> ₆	SR	0	-	300	ns		




Figure 52 ETH Management Signal Timing



3.3.12.3 ETH MII Parameters

In the following, the parameters of the MII (Media Independent Interface) are described.

Table 62 ETH MII Signal Timing Parameters

Parameter		nbol		Values	3	Unit	Note /	
			Min.	Тур.	Max.		Test Condition	
Clock period, 10 Mbps	t ₇	SR	400	_	_	ns	C _L = 25 pF	
Clock high time, 10 Mbps	t ₈	SR	140	_	260	ns		
Clock low time, 10 Mbps	t ₉	SR	140	_	260	ns		
Clock period, 100 Mbps	t ₇	SR	40	_	_	ns		
Clock high time, 100 Mbps	t ₈	SR	14	_	26	ns		
Clock low time, 100 Mbps	t ₉	SR	14	_	26	ns		
Input setup time	t ₁₀	SR	10	_	_	ns		
Input hold time	t ₁₁	SR	10	_	_	ns	1	
Output valid time	t ₁₂	CC	0	_	25	ns	1	




Figure 53 ETH MII Signal Timing



3.3.12.4 ETH RMII Parameters

In the following, the parameters of the RMII (Reduced Media Independent Interface) are described.

Table 63 ETH RMII Signal Timing Parameters

Parameter	Sym	hol		Value		Unit	Note /
raiametei			-	Oille	Test Condit		
ETH_RMII_REF_CL clock period	t ₁₃	SR	20	-	_	ns	C _L = 25 pF; 50 ppm
ETH_RMII_REF_CL clock high time	t ₁₄	SR	7	_	13	ns	C _L = 25 pF
ETH_RMII_REF_CL clock low time	t ₁₅	SR	7	-	13	ns	
ETH_RMII_RXD[1:0], ETH_RMII_CRS setup time	t ₁₆	SR	4	_	_	ns	
ETH_RMII_RXD[1:0], ETH_RMII_CRS hold time	t ₁₇	SR	2	_	_	ns	
ETH_RMII_TXD[1:0], ETH_RMII_TXEN data valid	t ₁₈	CC	4	_	15	ns	




Figure 54 ETH RMII Signal Timing



4 Package and Reliability

The XMC4500 is a member of the XMC4000 Family of microcontrollers. It is also compatible to a certain extent with members of similar families or subfamilies.

Each package is optimized for the device it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types. In particular, the size of the Exposed Die Pad may vary.

If different device types are considered or planned for an application, it must be ensured that the board layout fits all packages under consideration.

4.1 Package Parameters

Table 64 provides the thermal characteristics of the packages used in XMC4500.

Table 64 Thermal Characteristics of the Packages

Parameter	Symbol	Lim	it Values	Unit	Package Types	
		Min.	Max.			
Exposed Die Pad	Ex × Ey	-	6.5×6.5	mm	PG-LQFP-144-24	
Dimensions (including U-Groove where applicable)	CC	-	7.0 × 7.0	mm	PG-LQFP-100-25	
Exposed Die Pad	-	-	7.0 × 7.0	mm	PG-LQFP-100-29	
Dimensions	-	-	6.5×6.5	mm	PG-LQFP-144-26	
Thermal resistance	$R_{\Theta \sf JA}$	-	40.5	K/W	PG-LFBGA-144-10	
Junction-Ambient	CC	-	19.5	K/W	PG-LQFP-144-24 ¹⁾	
<i>T</i> _J ≤ 150 °C		-	21.0	K/W	PG-LQFP-100-25 ¹⁾	
		-	21.0	K/W	PG-LQFP-100-29 ¹⁾	
		-	19.5	K/W	PG-LQFP-144-26 ¹⁾	

¹⁾ Device mounted on a 4-layer JEDEC board (JESD 51-7) with thermal vias; exposed pad soldered.

Note: For electrical reasons, it is required to connect the exposed pad to the board ground $V_{\rm SS}$, independent of EMC and thermal requirements.



4.1.1 Thermal Considerations

When operating the XMC4500 in a system, the total heat generated in the chip must be dissipated to the ambient environment to prevent overheating and the resulting thermal damage.

The maximum heat that can be dissipated depends on the package and its integration into the target board. The "Thermal resistance $R_{\Theta JA}$ " quantifies these parameters. The power dissipation must be limited so that the average junction temperature does not exceed 150 °C.

The difference between junction temperature and ambient temperature is determined by $\Delta T = (P_{\text{INT}} + P_{\text{IOSTAT}} + P_{\text{IODYN}}) \times R_{\Theta,\text{JA}}$

The internal power consumption is defined as

 $P_{\mathsf{INT}} = V_{\mathsf{DDP}} \times I_{\mathsf{DDP}}$ (switching current and leakage current).

The static external power consumption caused by the output drivers is defined as

$$P_{\mathsf{IOSTAT}} = \Sigma((V_{\mathsf{DDP}}\text{-}V_{\mathsf{OH}}) \times I_{\mathsf{OH}}) + \Sigma(V_{\mathsf{OL}} \times I_{\mathsf{OL}})$$

The dynamic external power consumption caused by the output drivers (P_{IODYN}) depends on the capacitive load connected to the respective pins and their switching frequencies.

If the total power dissipation for a given system configuration exceeds the defined limit, countermeasures must be taken to ensure proper system operation:

- Reduce $V_{\rm DDP}$, if possible in the system
- Reduce the system frequency
- · Reduce the number of output pins
- Reduce the load on active output drivers



4.2 Package Outlines




Figure 55 PG-LQFP-144-24 (Plastic Green Low Profile Quad Flat Package)






Figure 56 PG-LQFP-144-26 (Plastic Green Low Profile Quad Flat Package)






Figure 57 PG-LQFP-100-25 (Plastic Green Low Profile Quad Flat Package)






Figure 58 PG-LQFP-100-29 (Plastic Green Low Profile Quad Flat Package)




Figure 59 PG-LFBGA-144-10 (Plastic Green Low Profile Fine Pitch Ball Grid Array)



All dimensions in mm.

You can find complete information about Infineon packages, packing and marking in our Infineon Internet Page "Packages": http://www.infineon.com/packages.

4.3 Quality Declarations

The qualification of the XMC4500 is executed according to the JEDEC standard JESD47H.

Note: For automotive applications refer to the Infineon automotive microcontrollers.

Table 65 Quality Parameters

Parameter	Symbol		Value	s	Unit	Note / Test Condition	
		Min.	Тур.	Max.			
Operation lifetime	t _{OP} CC	20	_	-	а	$T_{\rm J} \le 109 ^{\rm o}{\rm C},$ device permanent on	
ESD susceptibility according to Human Body Model (HBM)	V _{HBM} SR	_	_	2 000	V	EIA/JESD22- A114-B	
ESD susceptibility according to Charged Device Model (CDM)	V_{CDM} SR	_	_	500	V	Conforming to JESD22-C101-C	
Moisture sensitivity level	MSL CC	_	_	3	_	JEDEC J-STD-020D	
Soldering temperature	T_{SDR} SR	_	_	260	°C	Profile according to JEDEC J-STD-020D	

www.infineon.com

Published by Infineon Technologies AG