

```
module sfp (out, in, thres, acc, relu, clk, reset);
     parameter bw = 4;
     parameter psum_bw = 16;
     input relu;
     input reset;
    input signed [bw-1:0] in;
    input signed [psum_bw-1:0] thres;
16  output signed [psum_bw-1:0] out;
    reg signed [psum_bw-1:0] psum_q;
    assign out = psum_q;
    always @ (posedge clk) begin
            if(reset) begin
                                        // Synchronous Reset
               psum_q <= 16'b0;
            psum_q <= psum_q + in;
            else if (relu && psum_q < thres) begin // When relu == 1 and psum_q < thres, set psum_q to 0
              psum_q <= 16'b0;
              psum_q <= psum_q;
     endmodule
```