

Project 2 - MAC

Nathan Paternoster
Andrew O'Neil-Smith
Garrett Clausen


EEN 316
University of Miami
4/16/14

Background - MAC

- Multiplier-Accumulator
- Hardware unit that allows the summation of products
- Performs multiplication faster than the add-and-shift algorithm
- Works by calculating the product of two numbers and adding that to an accumulator
- Also can perform single multiplication and multiply-subtract

$$a \leftarrow a + (b \times c)$$

Logic Diagram



Design Process

- Design the sub-components of the circuit (behavioral)
 - 16-bit Register, 8-bit Register
 - 16-bit 2-to-1 MUX, 8-bit 2-to-1 MUX, 16-bit 3-to-1 MUX
 - 16-bit Tri-State Buffer
- Design the multiplier and adder (behavioral)
- Code the top-level (structural)
- Write a DO script for simulation
- Must account for the third output of the adder being only 8-bits


```

entity sixteenbitMUXthree is
    port(inp1, inp2 : in std_logic_vector(15 downto 0);
         inp3 : in std_logic_vector(7 downto 0);
         sel : in std_logic_vector(1 downto 0);
         outp : out std_logic_vector(15 downto 0));
end entity;

architecture behavioral of sixteenbitMUXthree is
begin
    process(inp1, inp2, inp3, sel)
    begin
        if (sel = "10") then
            outp(15 downto 8) <= "000000000";
            outp(7 downto 0) <= inp3;
        elsif (sel = "01") then
            outp <= inp2;
        elsif (sel = "00") then
            outp <= inp1;
        end if;
    end process;
end architecture;

```

3-to-1 MUX

```


entity MACTsbeight is
    port(data : in std_logic_vector(7 downto 0);
          ctr : in std_logic;
          outp : out std_logic_vector(15 downto 0)); -- output will be 16-bit
end entity;

architecture behavioral of MACTsbeight is
begin
    process(data, ctr)
    begin
        if (ctr = '1') then
            outp(15 downto 8) <= "00000000"; -- pad 0's onto the front of the input
            outp(7 downto 0) <= data;
        else
            outp <= "ZZZZZZZZZZZZZZZZZZ";
        end if;
    end process;
end architecture;


```

8-bit Tri-State Buffer

ModelSim Simulation




DE2 Board – Multiplier Simulation




$$4 \times 3 = 12$$

DE2 Board – Multiplier Simulation




$$15 \times 15 = 225$$

DE2 Board – Adder Simulation



$$1+1 = 2$$


DE2 Board – Adder Simulation



$$8+4 = 12$$

*Sign
Extension


DE2 Board – Adder Simulation



$$15 + 2 = 17$$

*Overflow
set

DE2 Board – Adder Simulation



$$8-2 = 6$$