Project 2 - MAC

Nathan Paternoster
Andrew O'Neil-Smith
Garrett Clausen


EEN 316 University of Miami 4/16/14

Background - MAC

- Multiplier-Accumulator
- Hardware unit that allows the summation of products
- Performs multiplication faster than the add-and-shift algorithm
- Works by calculating the product of two numbers and adding that to an accumulator
- Also can perform single multiplication and multiply-subtract

$$a \leftarrow a + (b \times c)$$

Logic Diagram



Design Process

- Design the sub-components of the circuit (behavioral)
 - 16-bit Register, 8-bit Register
 - 16-bit 2-to-1 MUX, 8-bit 2-to-1 MUX, 16-bit 3-to-1 MUX
 - 16-bit Tri-State Buffer
- Design the multiplier and adder (behavioral)
- Code the top-level (structural)
- Write a DO script for simulation
- Must account for the third output of the adder being only 8-bits

```
entity add sub is
 port(mr : in std logic vector(39 downto 0);
       p : in std logic vector (31 downto 0);
       amf : in std logic vector (4 downto 0);
       r0, r1 : out std logic vector(15 downto 0);
       r2 : out std logic vector(7 downto 0);
       mv : out std logic);
end entity;
architecture behavioral of add sub is
begin
 process(mr, p, amf)
   variable p1 : std logic vector(39 downto 0); -- internal variables used to
   variable temp : std_logic_vector(39 downto 0); -- accomplish the sign extension
 begin
   p1(39) := p(31); -- sign extension
   p1(38) := p(31);
   p1(37) := p(31);
   p1(36) := p(31);
   p1(35) := p(31);
   p1(34) := p(31);
   p1(33) := p(31);
   p1(32) := p(31);
   p1(31 \text{ downto } 0) := p(31 \text{ downto } 0);
   if (amf = "00000") then -- performing the operations
     elsif (amf = "00001") then
     temp := p1;
   elsif (amf = "00010") then
    temp := mr + p1;
   elsif (amf = "01100") then
     temp := mr-p1;
   else
     end if;
   r0 <= temp(15 downto 0); -- setting the output registers
   r1 <= temp(31 downto 16);
   r2 <= temp(39 downto 32);
```

Adder


```
entity sixteenbitMUXthree is
  port(inp1, inp2 : in std logic vector(15 downto 0);
        inp3 : in std logic vector(7 downto 0);
        sel : in std logic vector(1 downto 0);
        outp : out std logic vector(15 downto 0));
end entity;
architecture behavioral of sixteenbitMUXthree is
begin
  process(inp1, inp2, inp3, sel)
  begin
    if (sel = "10") then
      outp(15 downto 8) <= "000000000";
      outp(7 downto 0) <= inp3;
    elsif (sel = "01") then
      outp <= inp2;
    elsif (sel = "00") then
      outp <= inp1;
    end if:
  end process;
end architecture:
```

3-to-1 MUX


```
entity MACtsbeight is
 port(data : in std logic vector(7 downto 0);
        ctr : in std logic;
        outp : out std logic vector(15 downto 0)); -- output will be 16-bit
end entity;
architecture behavioral of MACtsbeight is
begin
 process(data, ctr)
 begin
   if (ctr = '1') then
      outp(15 downto 8) <= "000000000"; -- pad 0's onto the front of the input
     outp(7 downto 0) <= data;
   else
      outp <= "ZZZZZZZZZZZZZZZZ;
   end if:
 end process;
end architecture:
```

8-bit Tri-State Buffer

ModelSim Simulation




DE2 Board - Multiplier Simulation




4x3 = 12


DE2 Board - Multiplier Simulation



15x15 = 225




$$1+1 = 2$$




8+4 = 12

*Sign Extension



15+2 = 17
*Overflow
set



$$8-2 = 6$$