

# X86-64

A Brief Introduction: New Things Compared to Y86-64

CS 224

Dr. Archibald

# X86-64 vs Y86-64

- Same basic ideas
- Many more instructions
- Many more variants
- More complex
- We won't write, but we need to be able to read
- You will get there, with your Y86 experience!
- Lot's of practice!
  - Textbook has tons of examples in Chapter 3! Use them!

# Data Type Sizes and X86 suffixes

C declaration	Intel data type	Assembly-code suffix	Size (bytes)
char	Byte	b	1
short	Word	w	2
int	Double word	l	4
long	Quad word	q	8
char *	Quad word	q	8
float	Single precision	s	4
double	Double precision	l	8

**Figure 3.1** Sizes of C data types in x86-64. With a 64-bit machine, pointers are 8 bytes long.

Implications: Many versions of instructions. Example:

- movb
- movw
- movl
- movq

## Registers

- Y86-64 names correspond to full 64-bit registers (plus %r15)
- In X86-64, the 32/16/8 bit registers can still be accessed
  - “Inside” the 64-bit registers
  - Naming ensures backwards compatibility
- Register size and instruction postfix need to match (where applicable)

63	31	15	7	0	
%rax	%eax	%ax	%al		Return value
%rbx	%ebx	%bx	%bl		Callee saved
%rcx	%ecx	%cx	%cl		4th argument
%rdx	%edx	%dx	%dl		3rd argument
%rsi	%esi	%si	%sil		2nd argument
%rdi	%edi	%di	%dil		1st argument
%rbp	%ebp	%bp	%bpl		Callee saved
%rsp	%esp	%sp	%spl		Stack pointer
%r8	%r8d	%r8w	%r8b		5th argument
%r9	%r9d	%r9w	%r9b		6th argument
%r10	%r10d	%r10w	%r10b		Caller saved
%r11	%r11d	%r11w	%r11b		Caller saved
%r12	%r12d	%r12w	%r12b		Callee saved
%r13	%r13d	%r13w	%r13b		Callee saved
%r14	%r14d	%r14w	%r14b		Callee saved
%r15	%r15d	%r15w	%r15b		Callee saved

# Operand forms

Type	Form	Operand value	Name
Immediate	$\$Imm$	$Imm$	Immediate
Register	$r_a$	$R[r_a]$	Register
Memory	$Imm$	$M[Imm]$	Absolute
Memory	$(r_a)$	$M[R[r_a]]$	Indirect
Memory	$Imm(r_b)$	$M[Imm + R[r_b]]$	Base + displacement
Memory	$(r_b, r_i)$	$M[R[r_b] + R[r_i]]$	Indexed
Memory	$Imm(r_b, r_i)$	$M[Imm + R[r_b] + R[r_i]]$	Indexed
Memory	$(, r_i, s)$	$M[R[r_i] \cdot s]$	Scaled indexed
Memory	$Imm(, r_i, s)$	$M[Imm + R[r_i] \cdot s]$	Scaled indexed
Memory	$(r_b, r_i, s)$	$M[R[r_b] + R[r_i] \cdot s]$	Scaled indexed
Memory	$Imm(r_b, r_i, s)$	$M[Imm + R[r_b] + R[r_i] \cdot s]$	Scaled indexed

**Figure 3.3 Operand forms.** Operands can denote immediate (constant) values, register values, or values from memory. The scaling factor  $s$  must be either 1, 2, 4, or 8.

# Operand forms: implications

- No more variants of mov
  - (`irmov`, `rrmov`, `mrmov`, `rmmov`)
- Instead these are written as `mov` with different operands
  - `movq $5, %rax` = `irmovq $5, %rax`
  - `movq %rax, %rbx` = `rrmovq %rax, %rbx`
  - `movq 0(%rdx), %rax` = `mrmovq 0(%rdx), %rax`
  - `movq %rax, 0(%rdx)` = `rmmovq %rax, 0(%rdx)`
- Now many more variants!
  - Still can't do memory to memory in one instruction!
  - Registers used to address memory (inside `()`) must be whole 64-bit registers

### Practice Problem 3.1 (solution page 325)

Assume the following values are stored at the indicated memory addresses and registers:

Address	Value	Register	Value
0x100	0xFF	%rax	0x100
0x104	0xAB	%rcx	0x1
0x108	0x13	%rdx	0x3
0x10C	0x11		

Type	Form	Operand value	Name
Immediate	$\$Imm$	$Imm$	Immediate
Register	$r_a$	$R[r_a]$	Register
Memory	$Imm$	$M[Imm]$	Absolute
Memory	$Imm(r_b, r_i, s)$	$M[Imm + R[r_b] + R[r_i] \cdot s]$	Scaled indexed

Fill in the following table showing the values for the indicated operands:

Operand	Value
%rax	_____
0x104	_____
\$0x108	_____
(%rax)	_____
4(%rax)	_____
9(%rax,%rdx)	_____
260(%rcx,%rdx)	_____
0xFC(,%rcx,4)	_____
(%rax,%rdx,4)	_____



## New instructions: Setting Condition Codes

Instruction		Based on	Description
CMP	$S_1, S_2$	$S_2 - S_1$	Compare
cmpb			Compare byte
cmpw			Compare word
cmpl			Compare double word
cmpq			Compare quad word
TEST	$S_1, S_2$	$S_1 \& S_2$	Test
testb			Test byte
testw			Test word
testl			Test double word
testq			Test quad word

**Figure 3.13 Comparison and test instructions.** These instructions set the condition codes without updating any other registers.



# New ALU Instructions (+b, w, l, q)

- `inc` – increment
- `dec` – decrement
- `neg` – negate
- `not` – complement
- `imul` – multiply
- `or` – or
- `sar` – arithmetic right shift
- `shr` – logical right shift
- `leaq` – load effective address
- `sal` – left shift
- `shl` – left shift

# leaq – load effective address

- This computes the address of the first operand, but doesn't access memory, it just puts the computed address in the destination location
- Used by compilers to do a lot of math

Type	Form	Operand value	Name
Immediate	$\$Imm$	$Imm$	Immediate
Register	$r_a$	$R[r_a]$	Register
Memory	$Imm$	$M[Imm]$	Absolute
Memory	$Imm(r_b, r_i, s)$	$M[Imm + R[r_b] + R[r_i] \cdot s]$	Scaled indexed

### Practice Problem 3.6 (solution page 327)

Suppose register `%rax` holds value  $x$  and `%rcx` holds value  $y$ . Fill in the table below with formulas indicating the value that will be stored in register `%rdx` for each of the given assembly-code instructions:

Instruction	Result
<code>leaq 6(%rax), %rdx</code>	_____
<code>leaq (%rax,%rcx), %rdx</code>	_____
<code>leaq (%rax,%rcx,4), %rdx</code>	_____
<code>leaq 7(%rax,%rax,8), %rdx</code>	_____
<code>leaq 0xA(,%rcx,4), %rdx</code>	_____
<code>leaq 9(%rax,%rcx,2), %rdx</code>	_____

Type	Form	Operand value	Name
Immediate	$\$Imm$	$Imm$	Immediate
Register	$r_a$	$R[r_a]$	Register
Memory	$Imm$	$M[Imm]$	Absolute
Memory	$Imm(r_b, r_i, s)$	$M[Imm + R[r_b] + R[r_i] \cdot s]$	Scaled indexed

### Practice Problem 3.7 (solution page 328)

Consider the following code, in which we have omitted the expression being computed:

```
long scale2(long x, long y, long z) {
    long t = _____;
    return t;
}
```

Compiling the actual function with gcc yields the following assembly code:

```
long scale2(long x, long y, long z)
x in %rdi, y in %rsi, z in %rdx
scale2:
    leaq    (%rdi,%rdi,4), %rax
    leaq    (%rax,%rsi,2), %rax
    leaq    (%rax,%rdx,8), %rax
    ret
```

Fill in the missing expression in the C code.

**Practice Problem 3.8** (solution page 328)

Assume the following values are stored at the indicated memory addresses and registers:

Address	Value	Register	Value
0x100	0xFF	%rax	0x100
0x108	0xAB	%rcx	0x1
0x110	0x13	%rdx	0x3
0x118	0x11		

Fill in the following table showing the effects of the following instructions, in terms of both the register or memory location that will be updated and the resulting value:

Instruction	Destination	Value
addq %rcx, (%rax)	_____	_____
subq %rdx, 8(%rax)	_____	_____
imulq \$16, (%rax, %rdx, 8)	_____	_____
incq 16(%rax)	_____	_____
decq %rcx	_____	_____
subq %rdx, %rax	_____	_____



# Jumps

new →

Instruction	Synonym	Jump condition	Description
<code>jmp Label</code>		1	Direct jump
<code>jmp *Operand</code>		1	Indirect jump
<code>je Label</code>	<code>jz</code>	ZF	Equal / zero
<code>jne Label</code>	<code>jnz</code>	$\sim$ ZF	Not equal / not zero
<code>js Label</code>		SF	Negative
<code>jns Label</code>		$\sim$ SF	Nonnegative
<code>jg Label</code>	<code>jnle</code>	$\sim$ (SF $\wedge$ OF) & $\sim$ ZF	Greater (signed >)
<code>jge Label</code>	<code>jnl</code>	$\sim$ (SF $\wedge$ OF)	Greater or equal (signed >=)
<code>jl Label</code>	<code>jnge</code>	SF $\wedge$ OF	Less (signed <)
<code>jle Label</code>	<code>jng</code>	(SF $\wedge$ OF)   ZF	Less or equal (signed <=)
<code>ja Label</code>	<code>jnbe</code>	$\sim$ CF & $\sim$ ZF	Above (unsigned >)
<code>jae Label</code>	<code>jnb</code>	$\sim$ CF	Above or equal (unsigned >=)
<code>jb Label</code>	<code>jnae</code>	CF	Below (unsigned <)
<code>jbe Label</code>	<code>jna</code>	CF   ZF	Below or equal (unsigned <=)

Indirect jumps are written using ‘\*’ followed by an operand specifier using one of the memory operand formats described in [Figure 3.3](#). As examples, the instruction

```
jmp %rax
```

uses the value in register `%rax` as the jump target, and the instruction

```
jmp *(%rax)
```

reads the jump target from memory, using the value in `%rax` as the read address.

# Indirect Jumps

What will the PC be set to after each of the following indirect jump instructions?

- `jmp *%rax`
- `jmp *(%rax)`
- `jmp *4( %rax, %rbx, 4)`
- `jmp *8(%rax, %rcx, 4)`

Register	Value
%rax	0x100
%rbx	0x1
%rcx	0x2

Address	Value
0x100	0x104
0x108	0x100
0x110	0x108
0x118	0x63
0x120	0x32
0x128	0x



# Indirect Jumps

What will the PC be set to after each of the following indirect jump instructions?

ANSWERS

- `jmp *%rax`
  - 0x100
- `jmp *(%rax)`
  - 0x104
- `jmp *4(%rax, %rbx, 4)`
  - 0x100
- `jmp *8(%rax, %rcx, 4)`
  - 0x108

Register	Value
%rax	0x100
%rbx	0x1
%rcx	0x2

Address	Value
0x100	0x104
0x108	0x100
0x110	0x108
0x118	0x63
0x120	0x32
0x128	0x

# Summary

- Brief intro: X86 vs Y86
- Future weeks: practice, practice, practice
- We can't cover it all in lecture
- Read Chapter 3!
- Lab 11 is all problems from the book
  - For each problem, we point you to most relevant section in book
  - But you should read it all!