
Part IIA Project: GF2(P2) Software

Ayoife Dada

AOD24@CAM.AC.UK

Narmeephan Arunthavarajah

NA596@CAM.AC.UK

Raghavendra Narayan Rao

RN436@CAM.AC.UK

P2 Team 05

Homerton College

Department of Engineering

University of Cambridge

Cambridge

CB2 1PZ

Date: May 24, 2025

Abstract

Contents

1 Team Planning	3
1.1 Agile Scrum Framework	3
1.2 Git Branches	3
2 EBNF Code	6
2.1 EBNF Rules	6
2.2 Design choices	7
2.3 EBNF Example Code with diagrams	9
2.4 EBNF Cursed Example Code	11
3 Error Handling	12
3.1 End of Line character	12
3.2 Useful Error Message	13
4 Syntax Errors	14
4.1 Missing Semicolons	14
4.2 Invalid Parameter Order	16
5 Semantic Errors	17
5.1 Invalid pin number	17
5.2 Invalid input/output number	18
5.2.1 Outputs	19

5.2.2	Inputs	20
5.3	Invalid device name	21
5.4	Invalid Parameters	22
5.5	Invalid Connections	24
5.6	Invalid Pinname	27
5.6.1	Clocks and switches	27
5.6.2	D-types and gates	27
5.7	Undeclared Device	29
5.8	Invalid Monitor Connection	30
5.9	Too Few Connections	31
5.10	Repeated Device Names	32
6	General Comments	33
6.1	LL(1)	33
6.2	Output signal	34
6.3	No Initial Value for CLOCK	34
6.4	Forbidden States in DTYPE	35

1. Team Planning

1.1 Agile Scrum Framework

Our team adopted the Agile Scrum framework (2) to manage the project lifecycle. The process began with creating a project backlog, with all identified tasks required for project completion while remaining adaptable to new tasks as needed. Each weekly sprint commenced with a planning session, during which tasks were assigned to team members with clear deadlines outlined in the sprint plan. Daily Scrum meetings were conducted to monitor progress, address challenges, and ensure alignment. At the end of each sprint, incomplete tasks were reviewed and carried over to the subsequent sprint backlog, alongside any newly identified tasks. This iterative cycle will span three weeks/sprints for this project. Use the following [link](#) to follow out progress.

1.2 Git Branches

For this project, we implemented Git branching to efficiently manage code changes and maintain stable working versions. Branches allowed us to:

- Work on features without affecting the main branch
- Revert to previous versions if errors occurred
- Work simultaneously on separate branches before integration

By adopting this workflow, we ensured code stability while enabling continuous development and testing before finalizing changes in the main branch.




Figure 3: Visual representation of the git branch process

GF2




Figure 1: Project plan in the middle of sprint 1 (22/05)

GF2



Figure 2: Project plan after sprint 1 (24/05)

2. EBNF Code

2.1 EBNF Rules

```

1 specfile = {comment}, devices, {devices | connection | monitor | comment} ;
2
3
4 devices = "DEVICES ", device, {",", device} , eol ;
5
6 device = name, ":" , devicetype, [ "(", "IN", ":" , number, ")"], [ "(", "OUT", ":" ,
7     number, ")"], [ "(", "PERIOD", ":" , number, ")"], [ "(", "INITIAL", ":" , bit,
8     ")"]
9
10 devicetype = "CLOCK" | "SWITCH" | "AND" | "NAND" | "OR" | "NOR" | "DTYPE" | "XOR" ;
11
12 connection = "CONNECT ", con, {",", con}, eol ;
13
14 con = signal, "->", signal ;
15
16 signal = name, [".", pinname] ;
17
18 pinname = numberedpin | fixedpin ;
19
20 numberedpin = "I", ("1" | "2" | "3" | "4" | "5" | "6" | "7" | "8" | "9" | "10" | "11" | "
21     12" | "13" | "14" | "15" | "16") ;
22
23 fixedpin = "DATA" | "CLK" | "SET" | "CLEAR" | "Q" | "QBAR" ;
24
25
26 monitor = "MONITOR ", signal, {",", signal}, eol ;
27
28
29 comment = "/*", {" " | "\t" | "\n" | letter | digit | punctuation} "*/"
30
31
32 name = letter, {letter | digit} ;
33
34
35 eol = ";" ;
36
37 letter = "A" | "B" | "C" | "D" | "E" | "F" | "G" | "H" | "I" | "J" | "K" | "L" | "M" | "N"
38     " | "O" | "P" | "Q" | "R" | "S" | "T" | "U" | "V" | "W" | "X" | "Y" | "Z" | "a" | "b"
39     | "c" | "d" | "e" | "f" | "g" | "h" | "i" | "j" | "k" | "l" | "m" | "n" | "o" | "p"
40     | "q" | "r" | "s" | "t" | "u" | "v" | "w" | "x" | "y" | "z" ;
41
42 number = digit, {digit} ;
43
44 digit = "0" | "1" | "2" | "3" | "4" | "5" | "6" | "7" | "8" | "9" ;
45
46 bit = "0" | "1" ;
47
48 punctuation = "." | "," | "!" | "?" | ":" | ";" | "''" | "(" | ")" | "[" | "]"
49     | "{" | "}" | "-" | "&" | "@" | "#" | "%" | "^" | "*" | "+" | "=" | "<" | ">" | "|"
50     | "~" | "$" ;

```

2.2 Design choices

1. Specfile

Our EBNF rules ensure that devices are initialised before connections and monitors. Comments, however, can be placed anywhere. A good style is to handle different logic circuits one at a time instead of initialising all devices at once. Therefore, the "specfile" grammar rule provides flexibility of ordering code blocks. Here is an example of good style guide following our EBNF rules:

```

1  /* A and B = C ----- */
2
3  /* initialise 2 SWITCHES and 1 AND gate */
4  DEVICES A:SWITCH (INITIAL:0),
5      B:SWITCH (INITIAL:0),
6      C:AND (IN:2);
7
8  /* Connect A and B to AND gate */
9  CONNECT A -> C.I1,
10     B -> C.I2;
11
12 MONITOR C;
13
14
15  /* D or E = F ----- */
16
17  /* initialise 2 SWITCHES and 1 OR gate */
18  DEVICES D:SWITCH (INITIAL:0),
19      E:SWITCH (INITIAL:0),
20      F:OR (IN:2);
21
22  /* Connect D and E to OR gate */
23  CONNECT D -> F.I1,
24     E -> F.I2;
25
26 MONITOR F;

```

2. Device

Contrary to common practice of defining syntax of each device separately, our EBNF rule generalises to one common format. This increases the number of semantic errors to be handled (syntax errors converted to semantic errors) but allows for flexibility during maintenance. If new devices are added or device specifications are changed, we do not need to adapt our EBNF rules.

Do note that this has allowed for the scenario where the programmer can specify unnecessary parameters but still be correct, such as a NAND gate having 1 output. This results in some redundancy in the code written.

```
1  DEVICES N1:NAND (IN:11) (OUT:1);
```

3. Pinname

By manually defining the numbered pins from 1 to 16 as opposed to any number, potential semantic errors have been converted to syntax errors. Syntax errors are on average caught quicker than

semantic errors. There are two reasons for this. Firstly, syntax errors are on average caught in $O(1)$ time while semantic errors can take $O(N)$ due to further loops required. Secondly, syntax errors are usually caught exactly when they are encountered but semantic errors might be caught later during compilation.

4. Monitor

Our EBNF rules allow for a signal to be monitored multiple times. This design choice provides better visualisation in situations where a signal has to be compared with multiple other signals. To demonstrate this, here is an example comparing two situations, with and without monitor restrictions on repeated signals.

(Situation 1) Disallow repeated signals to be monitored:

```
1  MONITOR N1, A1, B1, C1;
```




Figure 4: (Situation 1) Example plots of signals in GUI

(Situation 2) Allow repeated signals to be monitored:

```
1  MONITOR N1, A1;
2  MONITOR N1, B1;
3  MONITOR N1, C1;
```




Figure 5: (Situation 2) Example plots of signals in GUI

Notice how it is much easier to visualise the difference between signals N1 and A3 in situation 2. Therefore, monitoring repeated signals has been allowed.

2.3 EBNF Example Code with diagrams

1. EBNF for simple logic circuit using D-type flip flops and a NAND gate.

```

1  /*
2   Name the gates, switches and clocks
3   Number of inputs and outputs does not need to be defined for DTYPES
4  */
5
6  DEVICES D1:DTYPE,
7    D2:DTYPE,
8    N1:NAND (IN:2),
9    C1:CLOCK (PERIOD:8),
10   S1:SWITCH (INITIAL:0),
11   S2:SWITCH (INITIAL:1),
12   S3:SWITCH (INITIAL:0) ;
13
14 /* connect inputs and outputs */
15 CONNECT S1->D1.SET,
16   S1->D2.SET,
17   S2->D1.DATA,
18   S3->D1.CLEAR,
19   S3->D2.CLEAR,
20
21   C1->D1.CLK,
22   C1->D2.CLK,
23
24   D1.Q->D2.DATA,
25   D2.Q->N1.I1,
26   D2.QBAR->N1.I2;
27
28 /* monitor certain signals */
29 MONITOR D1.QBAR,
30   N1;

```




Figure 6: Visual logic circuit design for EBNF (example one) (1)

2. EBNF using XOR, AND and OR gates to create fuller-adder circuit.

```

1  /* This configuration is a full-adder */
2  -----
3
4  /* name all devices */
5  DEVICES X1:XOR (IN:2),
6      X2:XOR (IN:2),
7      A1:AND (IN:2),
8      A2:AND (IN:2),
9      O1:OR (IN:2),
10     S1:SWITCH (INITIAL:1),
11     S2:SWITCH (INITIAL:1),
12     S3 SWITCH (INITIAL:0);
13
14  /* connect inputs and outputs */
15  CONNECT S1->X1.I1,
16      S1->A1.I1,
17      S2->X1.I2,
18      S2->A1.I2,
19      S3->X2.I2,
20      S3->A2.I2,
21
22      X1->X2.I1,
23      X1->A2.I1,
24
25      A1->O1.I1,
26      A2->O1.I2;
27
28  /* monitor particular signals */
29  MONITOR X2,
30      O1;

```




Figure 7: Visual logic circuit design for EBNF (example two) (1)

2.4 EBNF Cursed Example Code

The following code shows that our language is free-form so spaces and new lines do not affect the code validity. Hence, the code is identical to the second EBNF example code.

```

1  /* This code is an extreme example to showcase the
2   free-form nature of the language. */
3   -----
4
5   /* name all           devices */
6   DEVICES X1:XOR (IN:2),
7       X2:XOR (IN:2),
8       A1:AND (IN:2),
9   A2:AND (IN:2),
10  O1:OR (IN:2),
11   S1:SWITCH (INITIAL:1),
12   S2:SWITCH (INITIAL:1), S3 SWITCH (INITIAL:0) ;
13
14  /* connect inputs
15
16
17  and outputs */
18  CONNECT S1->           X1.I1,
19      S1 ->A1.I1,
20      S2->X1.I2,
21      S2 -> A1.I2,
22 S3->X2.I2      ,
23 S3->A2.I2,
24
25      X1->X2.I1,
26      X1->  A2.I1,A1->O1.I1,A2->O1.I2 ;
27
28  /* monitor particular signals */
29  MONITOR
30
31
32
33  X2,
34      O1 ;

```

3. Error Handling

3.1 End of Line character

An "end of line" (eol) character, specifically a semicolon, has been added at the end of every executable code. When the compiler (parser and scanner) encounters a syntax error, it skips forward to the semicolon (or "*/" for multiline-comments) and continues compiling the rest of the code. Here is an example that demonstrates how the compiler parses the code. Text in green represents code successfully parsed by the compiler while text in black represents code that has been skipped by the compiler.

```

1  /* A and B = C/----- */
2  /* initialise 2 SWITCHES and 1 AND gate */
3  DEVICES A:SWITCH (INITIAL:0),
4      B:SWICH (INITIAL:0),
5      C:AND (IN:2);
6
7  CONNECT A --> C.I1,
8      B -> C.I2;
9
10 MONITOR F;

```

1. Line 1: '/' is not allowed in comments.
2. Line 4: SWITCH has been spelt incorrectly as SWICH.
3. Line 7: CONNECT uses ' ->' for connecting signals but ' -->' has been used instead.
4. Line 10: F is an undeclared device.

3.2 Useful Error Message

After the compiler has scanned through the entire file, an additional feature will be added to the parser that classifies all errors into general issues related to devices, connections or monitors. Within each category, specific errors will be listed in the order that they are encountered, along with suggested fixes. This will allow programmers to view and fix similar errors efficiently. Here is an example template of an error message.

```
There are 16 errors.
```

```
Errors pertaining to devices: 7
```

```
1. Invalid Parameter Order: Expected IN before OUT (line 5).
```

```
DEVICES A1:AND (OUT:1) (IN:2);
```

```
2. Invalid Device Type: There is no such device as AAND. (line 7)
```

```
DEVICES A1:AAND (IN:5);
```

```
...
```

```
Errors pertaining to connections: 5
```

```
1. Invalid connections: S1, a SWITCH, has no input (line 21).
```

```
CONNECT A1 -> S1.I1,
```

```
2. Invalid connections: A1 is connected to itself (line 25).
```

```
CONNECT A1 -> A1.I1,
```

```
...
```

```
Errors pertaining to monitors: 4
```

```
1. Invalid devicename: F1 is undeclared (line 30).
```

```
MONITOR F1;
```

```
2. Invalid devicename: D1 only has CLK, DATA, SET, CLEAR, Q and QBAR pins (line 32).
```

```
MONITOR D1.I1;
```

```
...
```

4. Syntax Errors

Syntax errors occur when the written code explicitly violates the EBNF rules. While a list of syntax errors is not required in this report, certain interesting syntax errors that can occur under our EBNF rules is provided below.

4.1 Missing Semicolons

```

1  DEVICES N1:NAND (IN:11)
2  CONNECT S1 -> A1.I1,
3      C1 -> A1.I7;
```

This syntax error occurs when a semicolon is missing at the end of an executable line of code. Here is the error message that will be displayed:

```
Missing semicolon: DEVICES N1:NAND (IN:11);
```

However, catching this syntax error is not trivial. A naive answer might be to raise an error if an initialisation keyword ("DEVICES", "CONNECT", "MONITOR", "") is encountered before a semicolon. The following pseudocode illustrates how this error will be caught:

Algorithm 1 Check for valid end-of-line semicolon (naive)

```

Let initialisation_keywords ← { "DEVICES", "CONNECT", "MONITOR" }
while isSemicolon is False do
    if parsed_word ∈ initialisation_keywords then
        raise error "Missing semicolon: {current_line};"
```

end if
 update *isSemicolon*
end while

This algorithm fails to identify the missing semicolon error when the programmer spells the keywords incorrectly. The compiler will misinterpret that the device has been initialized incorrectly and will raise a syntax error, as it is expecting the next parameter.

```

1  DEVICES N1:NAND (IN:11)
2  CONECT S1 -> A1.I1,
3      C1 -> A1.I7;
```

```
Invalid Device Initialisation: Expected a "("
```

In order to accurately identify a missing semicolon error, the compiler will need to understand when an executable line of code has been completely specified and hence expect a semicolon. This is simply not possible with hard coding. Some level of intelligence will be required.

To demonstrate the difficulty of this problem, here is an example from one of the oldest modern languages, C, that still misidentifies a missing semicolon error. The following code is a classic swapping algorithm that swaps 2 numbers by using a temporary variable.

```

1 #include <stdio.h>
2
3 void swap(int *a, int *b) {
4     int temp = 0;
5     temp = *a // Oops, missing a semicolon here
6     *a = *b;
7     *b = temp;
8 }
9
10 int main(void) {
11     int a = 1;
12     int b = 2;
13     printf("Before Swap) a: %d, b: %d\n", a, b);
14     swap(&a, &b);
15     printf("After Swap) a: %d, b: %d\n", a, b);
16 }
```

With the semicolon, the swap occurs successfully with the following standard output:

```
Before Swap) a: 1, b: 2
After Swap) a: 2, b: 1
```

Without the semicolon, the following misidentified error is raised.

```
invalid operands to binary * (have 'int' and 'int *')
```

Since C is a free-form language, the following expressions are equivalent.

```

1 temp = *a
2 *a = *b;
3
4 temp = *a * a = *b; // interpreted as (*a) multiplied with a
```

4.2 Invalid Parameter Order

```
1 DEVICES A1:AND (OUT:1) (IN:2);
```

Invalid Parameter Order: Expected IN before OUT

This syntax error occurs because we have implemented a specific order to parameters in our EBNF rules. The "OUT" parameter is redundant because AND gates only have one output, but we have allowed for the programmer to specify it anyway as long as it is correct (read more about our design choices in Section 2).

The interesting aspect of this syntax error is how it can be prevented using EBNF specification. Ideally, a programmer should be allowed to specify the parameters of a general device in any order. However, this will require specifying $2^4 = 16$ different possible EBNF rules. This is not scalable with number of input parameters.

```
1 device = name,   ":",   devicetype, [ "(",   "IN",   ":",   number,   ")"], [ "(",   "OUT",   ":",   number,   ")"], [ "(",   "PERIOD",   ":",   number,   ")"], [ "(",   "INITIAL",   ":",   bit,   ")"]
2
3 device = name,   ":",   devicetype, [ "(",   "OUT",   ":",   number,   ")"], [ "(",   "IN",   ":",   number,   ")"], [ "(",   "PERIOD",   ":",   number,   ")"], [ "(",   "INITIAL",   ":",   bit,   ")"]
4
5 ...
```

Another option is to convert specifications to be optional. However, this EBNF allows for repeated parameter definition that can contradict each other. For example, the number of input parameters can be defined multiple times, possibly different, increasing the number of semantic errors. Therefore, the EBNF rule below was not chosen.

```
1 device = name,   ":",   devicetype, parameter, parameter, parameter, parameter, eol ;
2
3 parameter = [ "(",   "IN",   ":",   number,   ")"] | [ "(",   "OUT",   ":",   number,   ")"] |
[ "(",   "PERIOD",   ":",   number,   ")"] | [ "(",   "INITIAL",   ":",   bit,   ")"] ;
```

5. Semantic Errors

5.1 Invalid pin number

```

1  DEVICES  A1:AND (IN:2),
2    S1:SWITCH (INITIAL:0),
3    C1:CLOCK (PERIOD:5);
4  CONNECT  S1 -> A1.I1,
5    C1 -> A1.I7;

```

This semantic error occurs when the input pin number of a device exceeds the number of inputs specified for the device. Since our EBNF code allows for any pin number that is between 1 and 16, this error will not be caught as a syntax error. Here is the error message that will be displayed:

```
Invalid pin number: inputs must be in the range of 1 to <number of defined inputs>
```

The following pseudocode illustrates how this error will be caught:

Algorithm 2 Check Pin Number Validity

```

input_num ← getInputNumber(device.pinname)
if input_num > device.num_inputs then
  raise "Invalid input number: inputs must be in the range of 1 to device.num_inputs"
end if

```

5.2 Invalid input/output number

```
1 DEVICES C1:CLOCK (OUT:2);
```

```
1 DEVICES C1:CLOCK (IN:1);
```

```
1 DEVICES S1:SWITCH (OUT:2);
```

```
1 DEVICES S1:SWITCH (IN:1);
```

```
1 DEVICES A1:AND (OUT:2);
```

```
1 DEVICES D1:DTYPE (OUT:1);
```

```
1 DEVICES D1:DTYPE (IN:5);
```

```
1 DEVICES X1:XOR (IN:3);
```

This semantic error occurs when the input or output number for a device is incorrect. The allowed input and outputs for each devices are listed in the handout as follows:

Component	Outputs	Inputs
CLOCK	1	0
SWITCH	1	0
AND NAND OR NOR	1	1-16
DTYPE	2	4
XOR	1	2

Table 1: Logic Component Specifications

Since our EBNF code allows for providing these parameters regardless of the device type, this is not a syntax error.

5.2.1 OUTPUTS

Here are the error messages that will be displayed:

```
Invalid output number: number of outputs for a CLOCK must always be 1
Invalid output number: number of outputs for a SWITCH must always be 1
Invalid output number: number of outputs for a AND, NAND, OR, NOR, XOR must always be 1
Invalid output number: number of outputs for a DTYPE must always be 2
```

Algorithm 3 Check Output Number Validity

```
CLOCK_output_num ← getOutputNumber(C1.pinname)
if CLOCK_output_num ≠ 1 then
    raise "Invalid output number: number of outputs for a CLOCK must always be 1"
end if
```

Algorithm 4 Check Output Number Validity

```
SWITCH_output_num ← getOutputNumber(S1.pinname)
if SWITCH_output_num ≠ 1 then
    raise "Invalid output number: number of outputs for a SWITCH must always be 1"
end if
```

Algorithm 5 Check Output Number Validity

```
GATE_output_num ← getOutputNumber(G1.pinname)
if GATE_output_num ≠ 2 then
    raise "Invalid output number: number of outputs for a gate must always be 1"
end if
```

Algorithm 6 Check Output Number Validity

```
DTYPE_output_num ← getOutputNumber(D1.pinname)
if DTYPE_output_num ≠ 2 then
    raise "Invalid output number: number of outputs for a DTYPE must always be 2"
end if
```

5.2.2 INPUTS

Here are the error messages that will be displayed:

```
Invalid input number: number of inputs for a CLOCK must always be 0
Invalid input number: number of inputs for a SWITCH must always be 0
Invalid input number: number of inputs for a DTYPE must always be 4
Invalid input number: number of inputs for a XOR must always be 2
```

Algorithm 7 Check Input Number Validity

```
CLOCK_input_num ← getInputNumber(C1.pinname)
if CLOCK_input_num ≠ 0 then
    raise “Invalid input number: number of inputs for a CLOCK must always be 0”
end if
```

Algorithm 8 Check Input Number Validity

```
SWITCH_input_num ← getInputNumber(S1.pinname)
if SWITCH_input_num ≠ 0 then
    raise “Invalid input number: number of inputs for a SWITCH must always be 0”
end if
```

Algorithm 9 Check Input Number Validity

```
DTYPE_input_num ← getInputNumber(D1.pinname)
if DTYPE_input_num ≠ 4 then
    raise “Invalid input number: number of inputs for a DTYPE must always be 4”
end if
```

Algorithm 10 Check Input Number Validity

```
XOR_input_num ← getInputNumber(X1.pinname)
if XOR_input_num ≠ 2 then
    raise “Invalid input number: number of inputs for a XOR must always be 2”
end if
```

5.3 Invalid device name

```
1 DEVICES CLOCK:XOR;
```

This semantic error occurs when a device is given the name of a keyword. The keyword are as follows: DEVICES, CONNECT, MONITOR, IN, OUT, PERIOD, INITIAL, CLOCK, SWITCH, AND, NAND, OR, NOR, DTYPE, XOR, DATA, CLK, SET, CLEAR, Q and QBAR. Our EBNF rules allow any name that starts with a letter and then a combination of numbers and letters, therefore this is not a syntax error.

Here is the error message that will be displayed:

```
Invalid device name: devices can not have a name which is a keyword
```

The following pseudocode illustrates how this error will be caught:

Algorithm 11 Check Device Name Validity

```
Let keywords ← { “DEVICES”, … ,“QBAR” }
if device[i].name ∈ keywords then
    raise error “Invalid device name: devices can not have a name which is a keyword”
end if
```

5.4 Invalid Parameters

```
1  DEVICES A1:AND (PERIOD:2);
```

This semantic error occurs when a parameter that the device does not contain is given. The parameters that each device contain is as follows:

Component	IN	OUT	PERIOD	INITIAL
CLOCK	☒	☒	☒	☐
SWITCH	☒	☒	☐	☒
AND/NAND/OR/NOR	☒	☒	☐	☐
DTYPE	☒	☒	☐	☐
XOR	☒	☒	☐	☐

Table 2: Component Parameters

Since defining each parameter is allowed regardless of the device type, this is not a syntax error. Here is the error message that will be displayed:

```
Invalid parameters: <device> does not contain the parameter <invalid parameter>
```

The following pseudocode illustrates how this error will be caught:

Algorithm 12 Check Parameter Validity

```
Let allowed_parameters ← {"CLOCK": {"IN", "OUT", "PERIOD"},  
                          ... : {...},  
                          "XOR": {"IN", "OUT"}}  
if device.parameter ∉ allowed_parameters [device.type] then  
    raise error "Invalid parameters: device does not contain the parameter device.parameter"  
end if
```

```
1 DEVICES C1:CLOCK (IN:0);
```

This semantic error occurs when required parameters are not defined. Required parameters are as follows:

Table 3: Required Parameters Checklist

Component	IN	OUT	PERIOD	INITIAL
CLOCK	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
SWITCH	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>
AND/NAND/OR/NOR	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
DTYPE	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
XOR	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Since it is not required to provide any specific parameter values, this is not a syntax error. Here is the error message that will be displayed:

```
Invalid parameters: <required parameter> needs to be defined for <device>
```

The following pseudocode illustrates how this error will be caught:

Algorithm 13 Check Parameter Validity

```
Let required_parameters ← {"CLOCK": {"PERIOD"},  
                           ... : {...},  
                           "XOR": {"IN"} }  
if required_parameters [device.type] ≠ device.parameter then  
    raise error "Invalid parameters: required_parameters [device.type] needs to be defined for device"  
end if
```

5.5 Invalid Connections

```

1  DEVICES C1:CLOCK (PERIOD:4),
2      S1:SWITCH (INITIAL:1);
3
4  CONNECT C1 -> S1;

```

This semantic error occurs when a connection is made to a device with no input, CLOCKS and SWITCHES. Since any device can be connected to any other device according to the language rules, this is not a syntax error. Here is the error message that will be displayed:

```
Invalid connections: <device> has no input
```

The following pseudocode illustrates how this error will be caught:

Algorithm 14 Check Connection Validity

```

1: output_device  $\leftarrow$  getDeviceName(connection[i].out)
2: no_input_devices  $\leftarrow$  {"CLOCK", ..., "SWITCH"}
3: if output_device.type  $\in$  no_input_devices then
4:     raise error "Invalid connections: output_device has no input"
5: end if

```

```

1  DEVICES C1:CLOCK (PERIOD:4),
2      A1:AND (IN:2);
3
4  CONNECT C1 -> A1.I1,
5      A1 -> A1.I2;

```

This semantic error occurs when a connection is made to itself. Since any device can be connected to any other device, this is not a syntax error. Here is the error message that will be displayed:

```
Invalid connections: <device> is connected to itself
```

The following pseudocode illustrates how this error will be caught:

Algorithm 15 Check Connection Validity

```

Let output_device ← getDeviceName(connection[i].out)
if connection[i].in = connection[i].out then
    raise error "Invalid connections: output_device is connected to itself"
end if

```

```

1  DEVICES C1:CLOCK (PERIOD:4),
2      S1:SWITCH (INITIAL:1),
3      A1:AND (IN:2);
4
5  CONNECT C1 -> A1.I1,
6      S1 -> A1.I1;

```

This semantic error occurs when multiple signals are connected to the same input. Since any device can be connected to any other device, this is not a syntax error. Here is the error message that will be displayed:

```
Invalid connections: Multiple connections to <input location>
```

The following pseudocode illustrates how this error will be caught:

Algorithm 16 Check Connection Validity

```

Let connection[i]  $\leftarrow$  ith connection
if  $\exists i \neq j$  such that connection[i].out = connection[j].out)  $\wedge$  (connection[i].in  $\neq$  connection[j].in) then
    raise error "Invalid connections: Multiple connections to connection[i]"
end if

```

5.6 Invalid Pinname

5.6.1 CLOCKS AND SWITCHES

```

1  DEVICES C1:CLOCK (PERIOD:2),
2    S1:SWITCH (INITIAL:1),
3    A1:AND (IN:2);
4
5  CONNECT C1.I1 -> A1.I1,
6    S1 -> A1.I2;

```

This semantic error occurs when a pinname is provided for a device with no inputs. Since pinname can be provided regardless of the device, this is not a syntax error. Here is the error message that will be displayed:

```
Invalid pinname: <device> has no pins
```

The following pseudocode illustrates how this error will be caught:

Algorithm 17 Check Pinname Validity

```

Let connection[i] ← ith connection
Let input_device ← getDeviceName(connection[i].in)
Let devices_with_no_input ← {"CLOCK", ..., "SWITCH"}
if (input_device.type ∈ devices_with_no_input) ∧ hasPin(input_device) then
  raise error "Invalid connections: input_device has no pins"
end if

```

5.6.2 D-TYPES AND GATES

```

1  DEVICES C1:CLOCK (PERIOD:2),
2    S1:SWITCH (INITIAL:1),
3    S2:SWITCH (INITIAL:0),
4    S3:SWITCH (INITIAL:0),
5    D1:DTYPE;
6
7  CONNECT C1 -> D1.CLK,
8    S1 -> D1.DATA,
9    S2 -> D1.SET,
10   S3 -> D1.I1;

```

```

1  DEVICES C1:CLOCK (PERIOD:2),
2    S1:SWITCH (INITIAL:1),
3    A1:AND (IN:2);
4
5  CONNECT C1 -> A1.I1,
6    S1 -> A1.CLK;

```

This semantic error occurs when a pinname is provided for a device without that pin. Gates have input pins of the form I followed by a number. DTYPES have input pins of CLK, DATA, SET and CLEAR.

Therefore, setting CLK pins for gates and I{digit} for DTYPES is an error. Since pinname can be provided regardless of the device, this is not a syntax error. Here is the error message that will be displayed:

```
Invalid pinname: <DTYPE_name> only has CLK, DATA, SET and CLEAR pins
Invalid pinname: <GATE_name> only has input pins
```

The following pseudocode illustrates how this error will be caught:

Algorithm 18 Check Pinname Validity

```
Let connection[i]  $\leftarrow$  ith connection

Let DTYPE_input_pins  $\leftarrow \{DATA, CLK, SET, CLEAR\}
Let input_device  $\leftarrow$  getDeviceName(connection[i].in)
Let input_pin  $\leftarrow$  getInputPinName(connection[i].in)
if (input_device.type = DTYPE)  $\wedge$  (input_pin  $\notin$  DTYPE_input_pins) then
    raise error "Invalid pinname: input_device only has CLK, DATA, SET and CLEAR pins"
end if

Let DTYPE_output_pins  $\leftarrow \{Q, QBAR\}
Let output_device  $\leftarrow$  getDeviceName(connection[i].out)
Let output_pin  $\leftarrow$  getOutputPinName(connection[i].out)
if (output_device.type = DTYPE)  $\wedge$  (output_pin  $\notin$  DTYPE_output_pins) then
    raise error "Invalid pinname: output_device only has Q and QBAR pins"
end if$$ 
```

Algorithm 19 Check Pinname Validity

```
Let connection[i]  $\leftarrow$  ith connection

Let gate_list  $\leftarrow \{AND, NAND, OR, NOR, XOR\}
Let input_device  $\leftarrow$  getDeviceName(connection[i].in)
Let input_pin  $\leftarrow$  getInputPinName(connection[i].in)
if (input_device.type  $\in$  gate_list)  $\wedge$  (input_pin[0]  $\neq$  "I") then
    raise error "Invalid pinname: input_device only has input pins"
end if

Let output_device  $\leftarrow$  getDeviceName(connection[i].out)
Let output_pin  $\leftarrow$  getOutputPinName(connection[i].out)
if (output_device.type  $\in$  gate_list)  $\wedge$  (output_pin[0]  $\neq$  "I") then
    raise error "Invalid pinname: output_device only has input pins"
end if$ 
```

5.7 Undeclared Device

```

1  DEVICES S1:SWITCH (INITIAL:1),
2    A1:AND (IN:2);
3
4  CONNECT C1 -> A1.I1,
5    S1 -> A1.I2;
6
7  MONITOR A2;

```

This semantic error occurs when a devicename is used it has not been declared. Since any devicename that starts with a letter is valid, this is not a syntax error. Here is the error message that will be displayed:

```
Invalid devicename: <devicename> is undeclared
```

The following pseudocode illustrates how this error will be caught:

Algorithm 20 Check whether Devicename Undeclared in Connections

```

Let connection[i] ← ith connection

Let input_device ← getDeviceName(connection[i].in)
if (devicename ≠ list_of_devicenames) then
    raise error “devicename is undeclared.”
end if

Let output_device ← getDeviceName(connection[i].out)
if (devicename ≠ list_of_devicenames) then
    raise error “devicename is undeclared.”
end if

```

Algorithm 21 Check whether Devicename Undeclared in Monitor

```

Let monitor[i] ← ith monitored signal
Let input_device ← getDeviceName(monitor[i])
if (devicename ≠ list_of_devicenames) then
    raise error “devicename is undeclared.”
end if

```

5.8 Invalid Monitor Connection

```

1  DEVICES S1:SWITCH (INITIAL:1),
2    S2:SWITCH (INITIAL:0),
3    C1:CLOCK (Period:5),
4    D1:DTYPE;
5
6  CONNECT S1 -> D1.DATA,
7    S1 -> D1.SET,
8    S2 -> D1.CLEAR,
9    C1 -> D1.CLK;
10
11 MONITOR D1;

```

This semantic error occurs when the monitored signal cannot be uniquely identified. This only occurs when a device has multiple outputs i.e. d-type flip flop output to be monitored is not specified. Since the monitor can be connected to any signal, this is not a syntax error. Here is the error message that will be displayed:

```
Invalid monitored pin connection: <device> has no <pin>.
Device pins should be one of DATA, CLK, SET, CLEAR, Q or QBAR''
```

The following pseudocode illustrates how this error will be caught:

Algorithm 22 Check Pinname Validity

```

Let monitor[i] ← ith monitored signal
Let DTYPE_pins ← {DATA, CLK, SET, CLEAR, Q, QBAR}
Let device ← getDeviceName(monitor[i])
Let pin ← getInputPinName(monitor[i])
if (device.type = DTYPE)  $\wedge$  (pin  $\notin$  DTYPE_pins) then
  raise error "Invalid monitored pin: device has no pin, device pins should be one of DATA, CLK,
  SET, CLEAR, Q or QBAR"
end if

```

5.9 Too Few Connections

```

1  DEVICES S1:SWITCH (INITIAL:1),
2    A1:AND (IN:2);
3
4  CONNECT S1 -> A1.I1;
5
6  MONITOR A1;

```

This semantic error occurs when the number of connections to a device is less than the number of inputs defined in the device parameters. Since the entire code must be compiled before an error can be detected, this is a semantic error. Here is the error message that will be displayed:

Too few connections to <devicename>: number of inputs connected should be equal to number of inputs defined for device.

The following pseudocode illustrates how this error will be caught:

Algorithm 23 Check Number of Input Connections

```

Let output_signals ← set of unique output signals from CONNECT
Let number_of_inputs ← 0
for device ∈ list of devices do
  number_of_inputs ← getUniqueInputConnections(output_signals, device.name)
  if number_of_inputs ≠ device.num_inputs then
    raise error "Not enough connections to device.name."
  end if
end for

```

5.10 Repeated Device Names

```

1  DEVICES S1:SWITCH (INITIAL:1);
2  DEVICES S1:AND (IN:2);

```

This semantic error occurs when another device is declared with the same name. In python, this would change the variable but in our language this raises an error because changing a device's parameters would require the compiler to re-check all connections. Since no naming conventions are violated, this is not a syntax error. Here is the error message that will be displayed:

```
Repeated Device Names: <devicename> is repeated, do not name multiple devices with the same name
```

The following pseudocode illustrates how this error will be caught:

Algorithm 24 Check whether Device Name repeated

```

Let device_names ← current set of unique device names
if current_device_name  $\notin$  device_names then
    raise error “Repeated Device Name: current_device_name is repeated, do not name multiple
    devices with the same name”
end if

```

6. General Comments

6.1 LL(1)

LL(1) framework refers to only requiring lookup of 1 token to make a choice between multiple available options. Below is a comprehensive list of all rules that require a choice. The following categorisation will prove that our code follows LL(1).

1. Direct Lookup.

```

1 devicetype = "CLOCK" | "SWITCH" | "AND" | "NAND" | "OR" | "NOR" | "DTYPE" | "XOR" ;
2
3 numberedpin = "I", ("1" | "2" | "3" | "4" | "5" | "6" | "7" | "8" | "9" | "10" | "11"
4     | "12" | "13" | "14" | "15" | "16") ;
5
6 comment = "/*", {" " | "\t" | "\n" | letter | digit | punctuation} "*/"
7
8 letter = "A" | "B" | "C" | "D" | "E" | "F" | "G" | "H" | "I" | "J" | "K" | "L" | "M"
9     | "N" | "O" | "P" | "Q" | "R" | "S" | "T" | "U" | "V" | "W" | "X" | "Y" | "Z" |
10    "a" | "b" | "c" | "d" | "e" | "f" | "g" | "h" | "i" | "j" | "k" | "l" | "m" | "n"
11    | "o" | "p" | "q" | "r" | "s" | "t" | "u" | "v" | "w" | "x" | "y" | "z" ;
12
13 punctuation = "." | "," | "!" | "?" | ":" | ";" | "''" | "( " | ")" | "[" | "]" | "{ "
14     | "}" | "-" | "&" | "@" | "#" | "%" | "^" | "*" | "+" | "=" | "<" | ">" | " " | " "
15     | "~" | "$" ;

```

2. Lookup of 1 token: specfile

```

1 specfile = {comment}, devices, {devices | connection | monitor | comment};
2
3 devices = "DEVICES ", device, {" ", device} , eol ;
4 connection = "CONNECT ", con, {" ", con}, eol ;
5 monitor = "MONITOR ", signal, {" ", signal}, eol;
6 comment = "/*", {" " | "\t" | "\n" | letter | digit | punctuation} "*/"

```

These 4 blocks can be distinguished with the first keyword (DEVICES, CONNECT, MONITOR, /*)

3. Lookup of 1 token: pinname

```

1 pinname = numberedpin | fixedpin ;
2
3 numberedpin = "I", ("1" | "2" | "3" | "4" | "5" | "6" | "7" | "8" | "9" | "10" | "11"
4     | "12" | "13" | "14" | "15" | "16") ;
4 fixedpin = "DATA" | "CLK" | "SET" | "CLEAR" | "Q" | "QBAR" ;

```

There is no overlap between numbered pins and fixed pins (numbers and alphabets) so this is LL(1).

4. Lookup of 1 token: name

```

1 name = letter, {letter | digit} ;
2
3 letter = "A" | "B" | "C" | "D" | "E" | "F" | "G" | "H" | "I" | "J" | "K" | "L" | "M"
   | "N" | "O" | "P" | "Q" | "R" | "S" | "T" | "U" | "V" | "W" | "X" | "Y" | "Z" |
   "a" | "b" | "c" | "d" | "e" | "f" | "g" | "h" | "i" | "j" | "k" | "l" | "m" | "
   n" | "o" | "p" | "q" | "r" | "s" | "t" | "u" | "v" | "w" | "x" | "y" | "z" ;
4
5 digit = "0" | "1" | "2" | "3" | "4" | "5" | "6" | "7" | "8" | "9" ;

```

There is no overlap between digits and letters so this is LL(1).

6.2 Output signal

```

1 DEVICES S1:SWITCH (INITIAL:1),
2   C1:CLOCK (Period:5),
3   D1:DTYPE,
4   N1: NAND (IN:5);
5 ...
6 MONITOR D1.QBAR, S1, C1, N1;

```

Notice how the output signals being monitored are labeled as the device name itself, except for D1, which is a DTYPE with 2 outputs. This is a convention we have adopted to simplify readability of code. Of course, a separate output signal could have been defined under EBNF rule to indicate an OUT signal, resulting in the following convention:

```

1 MONITOR D1.QBAR, S1.OUT, C1.OUT, N1.OUT;

```

While being equally valid, this introduces redundancy in the programmer's code. Therefore, we have adopted the first convention listed.

6.3 No Initial Value for CLOCK

We have chosen to raise an error when an initial value is defined for a clock. Here are two reasons:

1. Provided python code

The provided python code for a CLOCK (from `devices.py`) is provided below.

```

1 def make_clock(self, device_id, clock_half_period):
2     self.add_device(device_id, self.CLOCK)
3     device = self.get_device(device_id)
4     device.clock_half_period = clock_half_period
5
6     # clock initialised to a random point in its cycle
7     self.cold_startup()
8

```

Effectively, the CLOCK is randomly initialised as 0 OR 1. Therefore, our implementation omitted an initial value for a CLOCK.

- Simulating Real Clocks Due to physical (such as quantum) effects, clocks are usually impossible to synchronise. Therefore, there is no benefit to setting an initial bit for a clock.

The value in multiple clocks is having different speeds (set by period in our EBNF). This allows for communication with external devices (operating at a different clock speed) and optimise for performance (use higher clock speeds when rendering).

Note that we have assumed clocks are rising-edge triggered.

6.4 Forbidden States in DTYPE

```

1  DEVICES C1:CLOCK (PERIOD:32),
2    S1:SWITCH (INITIAL:1),
3    S2:SWITCH (INITIAL:1),
4    S3:SWITCH (INITIAL:1),
5    D1:DTYPE;
6
7  CONNECT C1 -> D1.CLK,
8    S2 -> D1.DATA,
9    S2 -> D1.SET,
10   S2 -> D1.CLEAR;
11
12  MONITOR D1.QBAR;

```

In this code, D1 has both SET and CLEAR to HIGH, resulting in a forbidden state. While physically, this should not be allowed in a DTYPE, the responsibility of handling this forbidden state has been passed over to the logic simulator. The programmer should still be allowed to define a forbidden state without error. Note that this is a design choice.

References

- [1] *Logic Circuit Diagram Design*, Accessed on 21 May 2025, Available at <https://online.visual-paradigm.com>
- [2] *Agile Team Planner*, Accessed on 23 May 2025, Available at <https://www.figma.com>