System Lab

You have to go through the digital backend flow including: -

- Synthesis
- Formality post-synthesis
- DFT
- Formality post-dft

Steps: -

- 1.Create Projects folder inside IC directory
- 2.Copy System folder from your computer into the virtual machine inside Projects folderSynthesis Stage:
 - i. Add the following constraints in cons.tcl file.
 - Create your master clocks
 - REF CLK (50 MHz)
 - UART CLK (3.686 MHz)
 - Create your generated clocks
 - ALU CLK (master_clk = REF_CLK, div_ratio = 1)
 - RX CLK (master clk = UART CLK, div ratio = 1)
 - TX CLK (master clk = UART CLK, div ratio = 32)
 - Create a clock uncertainty with 0.2 ns for setup (master & generated clocks)
 - Create a clock uncertainty with 0.1 ns for hold (master & generated clocks)
 - Clock Grouping
 - o Input delays on all input ports except (CLK & RST) with 20% clock period
 - o output delays on all output ports with 20% clock period
 - Add Buffer driving cell for all input ports
 - Add load of 0.5 pf on all output ports
 - Set operation condition using slow and fast libraries
 - ii.Run synthesis and check the followings
 - No Errors, loops and latches in syn.log file
 - Check Setup timing analysis report for Violating paths
 - Check Hold timing analysis report for Violating paths
 - Formality post-synthesis Stage:
 - i. Run Formality and check it is succeeded with no failing points

- DFT Stage:
 - i.Define a new file with name SYS_TOP_dft.v inside SYS_TOP folder ii.Do the rtl preparation in SYS TOP dft.v including:-
 - Adding scan ports
 - •SCAN IN
 - •SCAN EN
 - •SCAN CLK
 - •SCAN_RST
 - •TEST_MODE
 - •SCAN OUT
 - 2.adding Muxs on clocks and resets ports
 - iii. Add the following constraints inside the cons.tcl
 - 1. Add scan clock constraint using create_clock
 - 2. Add SCAN_CLK group in clock grouping command
 - 3. Input delays on all scan input ports with 20% clock eriod
 - 4. output delays on all scan output ports with 20% clock period
 - 5.Add set_case_analysis 1 [get_port test_mode] command to run timing analysis using scan clock
 - iv. Add all the dft sections: -
 - 1. Archirecture Scan Chains
 - 2. Define DFT Signals
 - 3.Create Test Protocol
 - 4.Pre-DFT Design Rule Checking
 - 5.Preview DFT
 - 6.Insert DFT
 - 7. Design Rule Checking post dft insertion
 - v. Run dft and check the followings
 - O No Errors, loops and latches in dft.log file
 - Check Setup timing analysis report for Violating paths
 - Check Hold timing analysis report for Violating paths
 - Check dft coverage > 99 %
- Formality post-dft Stage: -
- i. Run Formality and check it is succeeded with no failing points