### **Small modules**

### 1. sign extend

#### a. code

#### b. TB

#### c. RTL Viewer

```
sign_ex_in[15..0] ______ sign_ex_out[31..0]
```

#### d. Result

### 2. parameterized shift\_left\_twice

a. code

#### b. TB

1. when 32-bit input

### 2. when 26-bit input

#### c. RTL viewer



#### d. Result

```
# Loading work.shift_left_twice_26_bit_tb
# Loading work.shift_left_twice
VSIM 3> run
                  0 | shift_in = 1010101010101010101010101010 | shift_out = 00001010101010101010101010101010
# time =
                  # time =
# time =
                  # time =
                  30 | shift_in = 0000000000000111111111111 | shift_out = 00000000000000001111111111111100
VSIM 4> vsim work.shift_left_twice_32_bit_tb
# vsim work.shift left twice 32 bit tb
# Loading work.shift_left_twice_32_bit_tb
# Loading work.shift_left_twice
VSIM 5> run
# time =
                  0 | shift_in = 101010101010101010101010101010101010 | shift_out = 1010101010101010101010101010101010
# time =
                 # time =
                 # time =
                 30 | shift_in = 000000000000000111111111111111 | shift_out = 0000000000001111111111111111100
```

### 3.adder


#### a. code

### b. TB

#### c. RTL Viewer

### d. Result

```
VSIM 4> run
                                                            10 | data_in2 = 16 | data_in2 =
# time =
                                0 | data_in1 =
                                                                                            5 | result =
                               10 | data_inl = 20 | data_inl = 30 | data_inl =
# time =
                                                                                             4 | result = 10 | result =
                                                                                                                          20
                                                                                            10
# time =
                                                               30 | data_in2 =
                                                                                                                          40
                                                                                             8 | result =
                                                              32 | data_in2 =
# time =
                                                                                                                          40
```



### 4. Mux2 1(parameterized)

### a. Code

```
module mux2_1 #(parameter width = 4)
[(input [width : 0] in1, in2,
    input sel,
    output reg [width : 0] out_mux
);
always @(in1, in2, sel)
[begin
case(sel)
    1'b0: out_mux = in1;
    1'b1: out_mux = in2;
-endcase
end
endmodule
```

### b. TB

### 1. 5-bit in/out

```
module mux2_1 #(parameter width = 4)

[(input [width : 0] in1, in2,
    input sel,
    output reg [width : 0] out_mux
    );


always @(in1, in2, sel)

[begin
[case(sel)
    1'b0: out_mux = in1;
    1'b1: out_mux = in2;

endcase
end
endmodule
```

### 2. 32-bit in/out

### c. RTL Viewer



### d. Result

### **Maim modules**

### 1.Alu

#### a. Code

```
module Alu(input [31:0] scr_A, scr_B, input [2:0] alu_ctr, output reg [31:0] result,
             output reg z_flag );
 always @(*)
⊟begin
 result='b0;
 z_flag_='b1;
case(alu_ctr)
       //bitwise and
       3'b000: begin
       result = scr_A & scr_B;
\phi
       if(result == 0) begin
          z_flag = 1;
       end else begin
          z_flag = 0;
       end
       end
       //bitwise or 3'b001: begin
       result = scr_A | scr_B;
       if(result == 0) begin
          z_flag = 1;
       end else begin
         z_flag = 0;
       end
       end
        //addition
        3'b010: begin
        result = scr_A + scr_B;
        if(result == 0) begin
           z_flag = 1;
        end else begin
           z_flag = 0;
        end
        end
        //subtraction
        3'b100: begin
        result = scr_A - scr_B;
        if(result == 0) begin
           z_flag = 1;
        end else begin
           z_flag = 0;
        end
        end
        //multiplication
        3'b101: begin
        result = scr_A * scr_B;
        if(result == 0) begin
           z_flag = 1;
        end else begin
           z_flag = 0;
        end
        end
```

```
//set less than (if srca < srcb then aluresult = 1 )
中
       3'b110: begin
       if(scr_A < scr_B) begin</pre>
          result = 1;
       end else begin
          result = 0;
       end
       if(result == 0) begin
          z_flag = 1;
       end else begin
         z_flag = 0;
       end
       end
       default : begin
       result = 0;
z_flag = 1'b1;
       end
-endcase
Lend
 endmodule
```

### b. Alu TB

```
module Alu_tb;


reg [31:0] scr_A, scr_B;
reg [21:0] alu_ctr;
wire [31:0] result;
wire [31:0] result = %b | z_flag = %b",$time, scr_A, scr_B, alu_ctr, result, z_flag);

// test all (sates for alu_ctr when (scr_a > scr_B) |
// test all (sates for alu_ctr when (scr_a > scr_B) |
// test all (sates for alu_ctr when (scr_a > scr_B) |
// test all (sates for alu_ctr, result, z_flag);
// scr_A = 15;
// scr_A = 3 biol;
// slot;
// scr_A = 15;
// scr_B = 10;
// alu_ctr = 3 biol;
// scr_A = 15;
// scr_B = 10;
// alu_ctr = 3 biol;
// scr_A = 15;
// scr_B = 10;
// alu_ctr = 3 biol;
// scr_A = 15;
// scr_B = 10;
// alu_ctr = 3 biol;
// scr_A = 15;
// scr_B = 10;
// alu_ctr = 3 biol;
// scr_A = 15;
// scr_B = 10;
// alu_ctr = 3 biol;
// scr_A = 15;
// scr_B = 10;
// alu_ctr = 3 biol;
// scr_A = 15;
// scr_B = 10;
// alu_ctr = 3 biol;
// scr_A = 15;
// scr_B = 10;
// alu_ctr = 3 biol;
// scr_A = 15;
// scr_B = 10;
// alu_ctr = 3 biol;
// scr_A = 15;
// scr_B = 10;
// alu_ctr = 3 biol;
// scr_A = 15;
// scr_B = 10;
// alu_ctr = 3 biol;
// scr_A = 15;
// scr_B = 10;
// alu_ctr = 3 biol;
// scr_B = 10;
// alu_ctr = 3 biol;
// scr_B = 10;
// scr_B =
```

```
// test all cases for alu_ctr when (scr_a = scr-B)
scr_A = 10;
scr_B = 10;
alu_ctr = 3'b000;
          #10;
         scr_A = 10;
scr_B = 10;
alu_ctr = 3'b001;
         scr_A = 10;
scr_B = 10;
alu_ctr = 3'b010;
          #10;
         scr_A = 10;
scr_B = 10;
alu_ctr = 3'b011;
          #10;
         scr_A = 10;
scr_B = 10;
alu_ctr = 3'b100;
         #10;
         scr_A = 10;
scr_B = 10;
alu_ctr = 3'b101;
         scr_A = 10;
scr_B = 10;
alu_ctr = 3'b110;
         #10:
         scr_A = 10;
scr_B = 10;
alu_ctr = 3'b111;
          #10;
initial #250 $finish;
endmodule
```

### c. Result


### 1. for first case of testing



### 2. 2<sup>nd</sup> case



## 3. $3^{ed}$ case of testing



### 2. Program Counter

### a. Code

```
pmodule pc(input [31:0] pc_in, // the output of the instraction memory in case of jump & branch
 3
                     input clk, n_rst,
      input jump, pcsrc, //control s
output reg [31:0] pc_out);
wire [31:0] pcplus4 = pc_out + 4;
wire [31:0] sn_ex_temp;
sign_extend ex (pc_in[15:0], sn_ex_temp);
always@(posedge clk or negedge n_rst)
 4
                                                //control signals to detect branch and jump case
 5
 6
7
 8
 9
10
     ⊟begin
11
              if(!n_rst) begin
                  pc_out <= 32'b0;
12
              end else begin
13
14
15
                  case({jump, pcsrc})
16
                      2'b00:
                                  pc_out <= pcplus4 ;</pre>
17
18
                      2'b01: pc_out <= pcplus4 + (sn_ex_temp << 2);
19
20
21
22
                                  pc_out <= {pcplus4[31:28],pc_in[25:0],2'b00};</pre>
                      2'b10:
                      default: pc_out <= pcplus4 ;</pre>
23
                  endcase
24
25
      Lend
26
     endmodule
```

#### b. TB

### 1. case #1 (Reset)

```
module pc_tb;
reg [31:0] pc_in; // instruction
reg clk, n_rst;
39
40
       reg jump, pcsrc;
wire [31:0] pc_out;
41
42
43
44
        pc pc_test(pc_in, clk, n_rst, jump, pcsrc, pc_out);
45
46
47
48
        // Clock generation
        always #5 clk = \sim clk;
              initial begin
49
50
51
52
53
54
55
56
57
             // Test case 1: n_rst is low, output is expected to be cleared (pc_out = 0)
clk = 0;
             n_rst = 1'b0;
                                                      // Assert reset
              #10;
             if (pc_out !== 32'b0)
   $display("Test case 1 failed: pc_out= %b ", pc_out);
58
                $display("Test case 1 passed");
59
```

2. case#2 (R-type) to increase PC by 4

```
// Test case 2:n_rst is high & R-type instruction
61
                                                                  // No jump
62
          jump
                 = 0;
                 = 0;
63
          pcsrc
                                                                  // No branch
64
          pc_in
                 = 32'b00000010001100101000000000100000;
                                                                    add $s0, $s1, $s2
65
                                                                  // Release reset
                 = 1;
          n rst
66
          #10;
67
68
          if (pc_out !== 4)
69
            $display("Test case 2 failed: pc_out = %b ", pc_out);
70
71
            $display("Test case 2 passed");
```

3. case#3 (j-type) to make PC jump to address 1028(decimal)

```
/ Test case 3:n_rst is high and there is jump instraction
74
          jump
                = 1;
75
          pcsrc = 0;
                                                                No branch
76
          pc_in = 32'b00001000000000000000001100000001;
                                                                j 1028
77
          n_rst = 1;
                                                                Release reset
78
79
80
81
          if (pc_out !== 1028)
82
            $display("Test case 2 failed: pc_out = %b | pc_out<decimal> = %d", pc_out, pc_out);
83
84
            $display("Test case 2 passed");
85
```

4. case#4 (beq) to make PC branch at a label at address 1048(decimal)

```
if (pc_out !== 1028)
82
           $display("Test case 2 failed: pc_out = %b | pc_out<decimal> = %d", pc_out, pc_out);
83
           $display("Test case 2 passed");
84
85
         // Test case 4:n_rst is high and there is branch instraction
86
87
                                                            No iump
88
         iump
89
         branch
90
                                                         // beg at a label at 1048
91
         n_rst = 1;
                                                         // Release reset
92
93
         #10;
94
95
         if (pc_out !== 1048)
           $display("Test case 2 failed: pc_out = %b | pc_out<decimal> = %d", pc_out, pc_out);
96
97
           $display("Test case 2 passed");
98
```


5. case#5 assert the reset to make PC go back to address 0

```
100
             // Test case 5: n_rst is low, output is expected to be cleared (pc_out = 0)
101
            n_rst = 1'b0;
                                                // Assert reset
102
            #10;
103
            if (pc_out !== 32'b0)
    $display("Test case 1 failed: pc_out= %b ", pc_out);
104
105
1.06
            else
               $display("Test case 1 passed");
107
108
109
110
          end
        initial #1000 $finish;
111
112
       endmodule
```

### b. Results

```
# Test case 1 passed
# Test case 2 passed
# Test case 3 passed
# Test case 4 passed
# Test case 5 passed
```

#### Waves:



### 3. Instruction memory

#### a. code

```
1
2
3
    ⊟module inst_mem(input [31:0] address,
                      output reg[31:0] instruction);
 4
     reg [31:0] inst_array [255:0];
 5
     initial $readmemh("programone.hex",inst_array);
 6
 7
 8
     always @(*)
 9
    ⊟begin
         instruction = inst_array[address[9:2]];
10
11
     endmodule
12
13
```

Programone.hex is a hexadecimal file containing the following machine code


# 1- Number Factorial: (hex format)

#### b. TB

```
module tb;
      reg [31:0] address;
wire [31:0] instruction;
17
18
19
20
      inst_mem test1(address, instruction);
21
22
23
     initial
    ₽
24
25
             $monitor("time = %t | address = %d | instruction = %h",$time, address, instruction);
             address = 0;
26
27
            address = 4;
28
29
             #10
             address = 8;
30
31
             address = 12;
32
33
             address = 16;
34
             #10
35
             address = 20;
36
37
             address = 24;
38
39
             address = 28;
40
             #10
41
             address = 32;
42
             end
43
      initial #150 $finish;
45
```

#### c. Results

```
# time =
                          0
                                address =
                                                      | instruction = 00008020
                                                          instruction = 20100007
 time =
                          10
                                                   4
 time =
                          20
                                                   8
                                                          instruction = 00008820
                                 address =
 time =
                          30
                                                  12
                                                          instruction = 20110001
                          40
 time =
                                 address =
                                                  16 | instruction = 12000003
                          50
                                                  20 | instruction = 0230881c
 time =
                          60
                                address =
                                                  24 | instruction = 2210ffff
                                address =
# time =
                          70
                                                 28
                                                     | instruction = 08000004
                         80
 time =
                                address =
                                                 32
                                                       | instruction = acl10000
```



### 4. Register file

### a. Code


```
// READ ADDRESSES
// WRITE ADDRESS
// WRITE DATA
     module Register_file(input [4:0] r_a1, r_a2, input [4:0] w_a3,
 3
                                input [31:0] w_d,
 4
5
                               input w_e3, clk,
output [31:0] r_d1, r_d2);
                                                                          // WRITE ENABLE & CLK
                                                                    // READ DATA
 6
7
      reg [31:0] registers [31:0];
 8
    integer i;
pinitial begin
pfor(i = 0; i < 32; i = i + 1) begin
10
11
           registers[i] = 32'b0;
12
13
           end
14
      end
15
16
17
      // asynchronus data reading
18
      assign r_d1 = registers[r_a1];
      assign r_d2 = registers[r_a2];
19
20
21
      // synchronus data writing
22
      always @(posedge clk)
23
24
25
     ⊟begin
            if(w_e3) begin
26
27
28
                if(w_a3 != 0) registers[w_a3] <= w_d; // as register zero is always zero
            end else begin
29
                 registers[w_a3] <= registers[w_a3];</pre>
            end
30
31
      end
32
33
      endmodule
34
```

#### b. TB

```
module r_f_TB;
reg [4:0] r_al, r_a2, w_a3;
reg [31:0] v_al,
reg w_e3, clk;
wire[31:0] r_al, r_a2, w_a3, w_d, w_e3, clk, r_d1, r_d2);
always #10 clk = ~ clk;
enitial begin
Smontor("time = %t | read_address_1 = %d | read_address = %d | write_address = %d | writen_data = %h | enable = %b | read_i
clk = 0;
r_a1 = 7;
r_a2 = 3;
w_e3 = 0;
w_a3 = 1;
#20

w_e3 = 1;
w_d = 32'b001000010000000000000011001010;
#23 = 0;
w_d = 0;
m_d = 0;
m_
```

### c. Result (same as expected)



### 5. Data Memory

### a. Code


63

endmodule

```
module data_mem(input [31:0] addr, w_d,
  2
                          input clk, w_e,
output reg[31:0] r_d,
output [15:0] test_value);
  3
  4
  5
  6
        reg [31:0] data_array [255:0];
  8
  9
        integer i;
      ∏initial begin
 10
      r_d = 32'bo;

pfor(i = 0; i < 256; i = i + 1) begin
 11
 12
 13
           data_array[i] = 32'b0;
 14
           end
        end
 15
 16
 17
        always @ (posedge clk)
      ⊟begin
□
 18
 19
              if(w_e) begin
 20
21
22
              data_array[addr[9:2]] \ll w_d;
              end else begin
              data_array[addr[9:2]] <= data_array[addr[9:2]];</pre>
 23
 24
       end
 25
26
27
        always @(*)
      口begin
白 if
 28
            if(~w_e) begin
 29
              r_d <= data_array[addr[9:2]];</pre>
 30
              end else begin
 31
              r_d \ll r_d;
 32
33
              end
        end
 34
 35
        assign test_value = r_d[15:0];
 36
        endmodule
 37
b. TB
37
38
       module d_m_TB;
39
       reg [31:0] w_d, addr;
40
       reg
                   w_e, clk;
       wire[31:0] r_d;
41
42
       wire [15:0] test_value;
43
       data_mem d (addr, w_d, clk, w_e, r_d, test_value); always \#10 clk = \sim clk;
44
45
46
     pinitial begin
47
48
       $monitor("time=%t | address = %d | enable = %b | written_data = %h| read_data = %
        c1k = 0;
49
        addr = 5;
50
        w_e = 0;
51
        w_d = 32'b00000000000000000001001000110100;
52
53
54
55
        w_e = 1;
56
        #20
57
58
        w_e = 0;
59
60
        end
61
       initial #2000 $finish;
62
```

c. Result (same as expected)



- 6. Control unit (which is divided into main decoder and Alu decoder)
- a. Top module code

### b. main decoder code

```
6'b001000: begin

jump = 0;

alu_op = 0;

memwrite = 0;

regwrite = 1'b1;

redest = 0;

alusrc = 1'b1;


memtoreg = 0;

branch = 0;
end
                                end
                                6'b000010: begin jump = 1'b1; alu_op = 0; menmwrite = 0; redgest = 0; alusrc = 0; memtoreg = 0; branch = 0;
                                 end
82
83
84
85
86
87
88
89
90
91
92
93
94
                                | default: begin | jump = 0; | alu_op = 0; | memwrite = 0; | regwrite = 0; | redest = 0; | alusrc = 0; | memtoreg = 0; | branch = 0; |
                                 end
                        endcase
       end
endmodule
```

### c. Alu Decoder

```
module alu_decoder(input [1:0] alu_op, input [5:0] funct,
97
98
99
                            output reg [2:0]alu_ctrl);
L00
       always @(*)
L01
     ⊟begin
L02
L03
            case(alu_op)
L04
                  2'b00: alu_ctrl = 3'b010;
L05
L06
L07
                  2'b01: alu_ctrl = 3'b100;
L08
L09
                  2'b10: begin
                         case(funct)
L10
L11
                               6'b100000: alu_ctrl = 3'b010;
L12
L13
                               6'b100010: alu_ctrl = 3'b100;
L14
L15
                               6'b101010: alu_ctrl = 3'b110;
L16
L17
L18
                               6'b011100: alu_ctrl = 3'b101;
L19
L20
                               default : alu_ctrl = 3'b010;
L21
                         endcase
L22
                   end
L23
L24
                  default: alu_ctrl = 3'b010;
L25
            endcase
     Lend
L26
       endmodule
```

### d. RTL viewer




### e. TB

```
130
       module ctrl_unit_TB;
131
       reg [5:0] op_code, funct;
wire jump, memwrite, regwrite, redest, alusrc, memtoreg, branch;
wire [2:0] alu_ctrl;
132
133
134
135
136
       ctrl_unit b (op_code, funct, jump, memwrite, regwrite, redest, alusrc, memtoreg,
137
     ⊟initial begin
138
139
       $monitor("time=%t| op_code = %b | funct = %b | jump = %b| memwrite = %b| regwrite
140
141
        op_code = 6'b100011;
142
        funct = 6'b011100;
143
        #20
144
145
        op\_code = 6'b0000000;
146
        funct = 6'b011100;
147
148
       end
149
       initial #2000 $finish;
150
151
152
       endmodule
```

### f. Results (same as expected)


```
# -- Compiling module alu_decoder
# -- Compiling module ctrl_unit_TB
# Top level modules:
# ctrl_unit_TB
# ctrl_unit_TB
# work.ctrl_unit_TB
# vaim work.ctrl_unit_TB
# vaim work.ctrl_unit_TB
# Loading work.ctrl_unit_TB
# Loading work.ctrl_unit_TB
# Loading work.ctrl_unit
# Loading work.ani_decoder
# Loading work.
```



# Top module for single cycle MIPS processor

Using all of the previous blocks (sub-modules)

• According to the following connection between the pre-designed modules, the top-level module is designed as explained in the following code.




### a. Code

```
pmodule MIPS(input clk, reset, output [<mark>15:0</mark>] test_value);
 2
 4
      wire
                    jump, memwrite, regwrite, redest, alusrc, memtoreg, branch, pcsrc, z_flag;
 5
      wire [4:0]
                    writereg;
      wire [2:0]
 6
7
                    alu_ctrl
      wire [31:0] alu_result, pr_c, inst, readdata, signimm, scr_B, r_d1, r_d2, result;
 8
                             (inst[31:26], inst[5:0], jump, memwrite, regwrite, redest, alusrc, memtoreg
(inst[20:16], inst[15:11], redest, writereg);
 9
      ctrl_unit
                        m1
10
      mux2_1 #(4)
                        m2
11
      Register_file
                        m3
                             (inst[25:21], inst[20:16], writereg, result, regwrite, clk, r_d1, r_d2);
12
                             (inst[15:0], signimm);
      sign_extend
                        m4
                             (r_d2, signimm, alusrc, scr_B);
(r_d1, scr_B, alu_ctrl, alu_result, z_flag);
13
      mux2_1 \#(31)
                        m5
14
                        m6
      Alu
15
                             (a]u_resu]t, r_d2, clk, memwrite, readdata, test_value);
      data_mem
                        m7
      mux2_1 \#(31)
                        m8
16
                             (alu_result, readdata, memtoreg, result);
17
      assign pcsrc = z_flag & branch;
18
                        m9 (inst, clk, reset, jump, pcsrc, pr_c);
19
      inst_mem
                        m10 (pr_c, inst);
20
21
22
      endmodule
```

### b. TB

```
23
24
      module MIPS_TB;
25
      reg clk, reset;
26
      wire [15:0]test_value;
27
      MIPS mm (clk, reset, test_value);
always #10 clk = ~ clk;
28
29
30
    pinitial begin
31
32
      $monitor("time = %t | reset = %b | test_value = %h ",$time, reset, test_value);
33
34
35
      clk = 0;
reset = 1'b0;
36
37
      #20;
38
39
      reset = 1'b1;
40
41
     Lend
      endmodule
42
```

# c. Results (7 factorial)



# d. Results (CGD)

