

Tacalty of Engineering a Architectural ocience				
Course Title:	Low-Power Digital Integrated Circuits			
Course Number:	ELE734			
Semester/Year (e.g.F2016)	F2022			
	•			
Instructor:	Dr.Andy Ye			
Assignment/Lab Number:	4			
Assignment/Lab Title:	CMOS 1-Bit Full Adder			
Submission Date:	12/06/2022			
Due Date:	12/06/2022			


Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Sharma	Nabhanya	500826185	4	NS

[&]quot;By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: http://www.ryerson.ca/senate/current/pol60.pdf


Objective

To implement a 1-bit full adder to verify its performance and measure its delay.


Prelab




Post-Lab 1)









3) A:




B:




Cin:



Cout:



Sum:



4)

Net	Rising	Falling
А	8.11	13.01
В	8.11	13.01
Cin	8.12	13.02
Cout		

Sum	

Conclusion

The 1-bit adder was constructed and explored for its performance and delay. However there do seem to be some errors as not all results seem to be correct. For example the Cout and Sum graphs are incorrect and because of that the delay calculations were not able to be calculated as well. This may be due to human error made during the implementation of the schematic or miscalculation in the prelab section.