



Course Title:	Low-Power Digital Integrated Circuits
Course Number:	ELE734
Semester/Year (e.g.F2016)	F2022

Instructor:	Dr.Andy Ye
--------------------	------------

Assignment/Lab Number:	4
Assignment/Lab Title:	CMOS 1-Bit Full Adder

Submission Date:	12/06/2022
Due Date:	12/06/2022

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Sharma	Nabhanya	500826185	4	NS

*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <http://www.ryerson.ca/senate/current/pol60.pdf>

Objective


To implement a 1-bit full adder to verify its performance and measure its delay.

Prelab


Input			Output	
A	B	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\begin{aligned}\text{Sum} &= \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in} \\ &= (A \oplus B) \oplus C_{in}\end{aligned}$$

$$\begin{aligned}\text{Cout} &= \bar{A}BC_{in} + A\bar{B}C_{in} + AB\bar{C}_{in} + ABC_{in} \\ &= BC_{in} + AC_{in} + AB\end{aligned}$$



Using NAND/NOR



2) Student ID: 500826185 Cload = 50 + 85 = 135 f

$$F = G \times B \times H \quad H = \text{Cout} / C_{in} = 135f / 2 \times 1.71 + 1.21 = \frac{135f}{4.68f} = 29.16$$


$$G = (1/13)^6 = 5.618 \quad B = 2 \times 3 \times 2 \times 3 = 3 \times = (29.16)(36)(5.618) = 5897.55$$

$$\text{Sum} = F^{1/N} = (5897.55)^{1/8} = 2.96$$


$$\begin{aligned}A &= \frac{2.96 \times 4.63}{2}, B = \frac{(3/4) 2.96 \times 6.85}{3}, C = \frac{(3/4) 2.96 \times 5.069}{3} = 11.25f \\ &= 6.85f \quad = 5.069f \quad d = \frac{(3/4) \times 2.96 \times 11.25}{3} = 24.98f \\ & \quad e = \frac{(3/4) \times 2.96 \times 24.98}{3} = 18.49f \\ & \quad f = \frac{(3/4) \times 2.96 \times 18.49}{3} = 41.05f\end{aligned}$$

Post-Lab


1)




2)




3) A:




B:




Cin:



Cout:



Sum:



4)

Net	Rising	Falling
A	8.11	13.01
B	8.11	13.01
Cin	8.12	13.02
Cout		

Sum		
-----	--	--

Conclusion

The 1-bit adder was constructed and explored for its performance and delay. However there do seem to be some errors as not all results seem to be correct. For example the Cout and Sum graphs are incorrect and because of that the delay calculations were not able to be calculated as well. This may be due to human error made during the implementation of the schematic or miscalculation in the prelab section.