ECSE 318 Lab 1 Report Group 5


Nabeeh Daouk and Kyle Heston Tuesday, September 24, 2023

```
Testing Multiplication Functionality for 2*6 Below:
Multiplicand: 0010 * Multiplier:0110 = Product:00001100
Multiplicand: 2 * Multiplier: 6 = Product: 12

Testing Multiplication Functionality for 12*3 Below:
Multiplicand: 1100 * Multiplier:0011 = Product:00100100
Multiplicand: 12 * Multiplier: 3 = Product: 36

ACTIVATING DASHED PATH, Question 1c:
Testing Multiplication Functionality for 12*3 Below:
Multiplicand: 1101 * Multiplier:1101 = Product:10101001
Multiplicand: 13 * Multiplier:13 = Product:169
```

Problem 1 Testbench Results



Critical Path Input: input sequence of x=1101 and y=1101 activates the critical path

Problem 2 Msgs 1111 1111 /da_tb/cla_instance/b 0001 0001 /cla_tb/cla_instance/c_in St1 0001 x... x... x... 0001 /cla_tb/cla_instance/c_out St1 **≖–**◆ /cla_tb/cla_instance/prop 1110 1110 💶 🤷 /cla_tb/cla_instance/g 0001 0001 1111 x... x... x... 1111 Now 0.5 ns

#10 delay in ps; 0.91 ns = ~90ps; 9 Gate Delay to c_out, 8 to sum

0.091768 ns

Cursor 1

```
LONGEST PROPIGATION DELAY:
A: 1111 + B:0001 (c_in=1) = Sum:0001 (c_out=1)
A: 15 + B: 1 (c_in=1) = Sum: 1 (c_out=1)


Testing Addition Functionality:
A: 0101 + B:0111 (c_in=0) = Sum:1100 (c_out=0)
A: 5 + B: 7 (c_in=0) = Sum:12 (c_out=0)

Testing Addition Functionality:
A: 0100 + B:0011 (c_in=1) = Sum:1000 (c_out=0)
A: 4 + B: 3 (c_in=1) = Sum: 8 (c_out=0)

Testing Addition Functionality:
A: 1001 + B:0101 (c_in=1) = Sum:1111 (c_out=0)
A: 9 + B: 5 (c_in=1) = Sum:15 (c_out=0)
```

Problem 2 Testbench Results


A) Eight CSA stages are needed. The first CSA stage takes three inputs, 10-3=7, we need 7 additional stages to take in all the inputs. An example of trying to use less than 8 CSA units is shown here:



We cannot simplify the four values using a full adder, which takes three inputs.

8 Total stages are used in Verilog design

Problem 3 Testbench Results



Problem 3 CSA BLock Diagram


```
# Test multiplication problem 1:
# Multiplicand: 10110 * Multiplier:00100 = Product:1111011000
# Multiplicand: -10 * Multiplier: 4 = Product: -40
#
# Test multiplication problem 2:
# Multiplicand: 01011 * Multiplier:11101 = Product:1111011111
# Multiplicand: 11 * Multiplier: -3 = Product: -33
#
# Test multiplication problem 3:
# Multiplicand: 10110 * Multiplier:10101 = Product:0001101110
# Multiplicand: -10 * Multiplier: -11 = Product: 110
```


Problem 4 Testbench Results

```
# Testing Division Functionality for 6/2 Below:
# Dividend: 0110 * Divisor: 0010 = Quotient:0011 and Remainder: 0000
# Dividend: 6 * Divisor: 2 = Quotient: 3 and Remainder: 0
#
# Testing Division Functionality for 7/2 Below:
# Dividend: 0111 * Divisor: 0010 = Quotient: 0011 and Remainder: 1
# Dividend: 7 * Divisor: 2 = Quotient: 3 and Remainder: 1
# quit -f
# End time: 01:14:26 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
```

Problem 5 Testbench Results


Created a parallel divider using an ARRAY of subtractor instances as drawn below--x is dividend, y is divisor. Array is described in Verilog.





Problem 6 State Diagram





Problem 6 Testbench Results

- B) The state diagram drawn shows what Out equals based on input E and W. The Verilog models show the same input/output combinations as the drawn diagram. Follows expected state transitions and outputs (seen in plots (state value registers highlighted above in waveform). We can see that the structural and behavioral implementations have the same states.
 - D) Both behavioral and structural models have the same testbench output.