
# Lab 1 Report

### Nabeeh Daouk and Gabriel Foss



We received permission from Chris Papachristou to do the lab in Verilog. We wrote a version in verilog, and a version in VHDL.

Reports in Vivado Reports Folder

Verilog Source Files included in VerilogSourceCode

VHDL Source Files included in VHDLSourceCode

Synopsys output files and log are included in SynopsysOutput


Terminal transcripts are included

Demo on 04/27/2023

Source Files and Reports Included in Lab1\_Files.zip folder

Demo was shown on 4/27/2023 to William Brosie.

**Demo Notes** 



```
always @(Sense_In, Sense_Out, Override, Start, Stop) begin
                   case (PRES_ST)
                   sOpen: begin
   if (Sense_Out == 1'bl && count > 0)
   count = count - 1;
   else if (Sense_In == 1'bl && count < 20)
   count = count + 1;</pre>
                                   if (count >= 20)
NXT_ST= sFull;
if (Override == 1)
NXT_ST= sOverride;
                                    if (Stop == 1)
NXT ST= sClose;
end
                     if (Sense_Out == 1'bl && count > 0)
                                    count = count - 1;
                                   if (count < 20)
NXT_ST= sOpen;</pre>
                                    if (Override == 1)
NXT_ST= sOverride;
                                    if (Stop == 1)
NXT_ST= sClose;
                                    count= count;
                                    end
                  sClose: begin
if (Stop == 0)
NXT_ST= sOpen;
count= count;
                  count= count;
end
sOverride: begin
  if (Override==1) begin end
  else if (Stop==1)
  NXT_ST= sClose;
  else if (count >= 20)
  NXT_ST= sFull;
  else if (count <= 20)
  NXT_ST= SOpen;
  count= count:</pre>
                                    count= count;
                  default: begin end
- end
```

#### **FSM Code**

Note that the FSM will check its current state and determine the next state whenever the inputs to the FSM change.

```
//Set Output LEDS's
always @(negedge clk)
begin
Open_1 = (PRES_ST == sOpen);
Full = (PRES_ST ==sFull);
Closed = (PRES_ST == sClose);
end
```

### **Outputs Code**

Each output LED corresponds to a state of the FSM. Override will turn off the LED. Note that the LED is set at every clock edge as it corresponds to solely the state at the time.

```
// Update current state
always @ (posedge clk)


begin
    if (Start == 1)

begin
    count = 5'b00000;
    NXT_ST <= sOpen;
    PRES_ST <= sOpen;
    end


else
    PRES_ST <= NXT_ST;
    end</pre>
```

#### **Update State/ Reset Code**


Every clock cycle, the next state is saved as the present state. Note that if start is pressed, the FSM will reset the count and set both next and present state to sOpen with a count of 0. This functions as a hard reset to the FSM.




**Testbench:** This is the full waveform that shows all test situations. Each situation will be discussed below. Modelsim will be used as screen captures are more clear. But we initially simulated in Synopsys.




Here we see **start** asserted and then count increments up to a max of 20 as 20 cars **enter**. During this time the Open LED is asserted and the FSM is in the sOpen(00) state. When count reaches 20, the Full LED is asserted as the FSM enters PRES\_ST=01(sFull). All Sense\_In/ entering car input signals are rejected when count is 20.




Then we see 20 cars **exit**. Once we see the count go from 20 to 19, the PRES\_ST changes from 01(sFull) to 00(sOpen) and the Open LED is asserted again as there are under 20 cars in the lot, making it open to cars. Once the lot is empty, 1 car enters the lot. This sets count to count=1. Then **start** is asserted and the **count** is reset to 0. This shows that start resets the count and state properly.




- 1. Here we see **Stop** asserted and the garage Closed led will light up as the FSM enters the sClosed state (PRES\_ST=10). Then Stop returns to 0 causing the FSM goes back into sOpen and the Open LED is asserted again as the lot is reopened.
- 2. Then **Override** is asserted and we go to the sOverride state (11). While in sOverride, 2 pulses are detected on the Sense\_In and Sense\_Out respectively. We can see that the count DOES NOT change while override is asserted. Therefore the sOverride state is properly rejecting the sensor inputs while Override input is asserted.
- 3. After Override returns to zero, the FSM returns to the sOpen state and accepts and re-asserts the Open LED.
- 4. 1 car enters and 2 exit after override is released. We see that the count function has returned to normal
- 5. Finally, Start is asserted and count resets.



- 1. Here we see that when the FSM is is sFull, it will reject entering cars. Also note that the Full LED is asserted.
- 2. Here we see that the Start input functions as a total reset of the FSM. When count is pressed, regardless of the state, the FSM will return to sOpen and set the count to 0.




## Synthesis System Level Schematic




Synthesis Report Cells


Note: All synthesis reports are stored in the assignSynthesisLog in the zip file




The block diagram from Vivado. 6 inputs and 3 outputs.



This is the design of the FPGA. Our program takes a very small amount of space, and is shown as the small pink region in block X1Y2.



The design after generating the wrapper.



A schematic of the logic. This is what is shown when opening the MainDesign\_1 block above. This is a synthesized representation of our design.

The config file mapping the ports of the board to the ports on the block diagram. This board-specific file was downloaded from the Canvas page and the important lines were uncommented. The variables were then renamed based on the design.