


спи

The diagram illustrates a computer system architecture with three main components connected by a central **System Bus**:


- CPU (Central Processing Unit):**
 - Program counter:** Labeled **PC**.
 - Memory buffer register:** Labeled **MAR**.
 - Instruction register:** Labeled **IR**.
 - Memory address register:** Labeled **MBR**.
 - Input/output address register:** Labeled **I/O AR**.
 - Input/output buffer register:** Labeled **I/O BR**.
 - Execution unit:** Represented by a trapezoidal block at the bottom of the CPU.
- Main Memory:**
 - Contains multiple **Instruction** and **Data** units, each with an associated address (e.g., 0, 1, 2, ..., n-1).
- I/O Module:**
 - Contains **Buffers** for data exchange.

Legend:

- PC = Program counter
- IR = Instruction register
- MAR = Memory address register
- MBR = Memory buffer register
- I/O AR = Input/output address register
- I/O BR = Input/output buffer register



1. CPU fetch instruction from memory
2. Program counter hold the address to be fetched next
3. CPU increments the PC to fetch next instruction
4. fetched ins. is loaded into IR
5. CPU interprets ins. and perform action




4

0	3	4	15
Opcode		Address	

(a) Instruction format

0	1	15
S	Magnitude	

(b) Integer format



- ## Interrupt

4. 1. Program:-
 - resulted by **ins. execution error**
 - eg. divide by 0, etc...
2. Timer
 - Perform certain function on a schedule
3. I/O
 - by **I/O controller**
4. Hardware failure
 - Power failure / memory parity failure**







Figure 3.8 Transfer of Control via Interrupts

- ↳ Multiple Interrupts
 - ↳ 1. Disable Interrupt



- ## 2. Define priorities



- ↳ connects major components (processor, memory, i/o)

- ↳ 1. Data Lines
 - ↳ Provide a path for moving data
 - ↳ width of data bus
 - Number of lines
 - determine how many bits can be transferred
 - key in determining overall system performance


2. Address lines

- 4 designate the source / destination of data on the data bus

3. Control lines


- ↳ control the access and the use of data and address line

- ↳ transmit **command** & **timing info**
 ↳ operations to be performed ↳ validity of data & address info.



- ↳ higher data rate, harder to sync
- ↳ QuickPath Interconnect (QPI)

- Multiple direct connection
- Layered protocol architecture
- Packetized data transfer



Protocol

- Cache coherency protocol

Routing


- the course that a packet will traverse

Link

- flow control funct.: QPI sender does not overwhelm receiver


- Error C

- transfer of data **externally**



↳ Peripheral Component Interconnect (PCI)

- 4. high bandwidth, processor independent
- better performance for high speed I/O



Transaction

- Receive read & write request from software
- Creates request packet for transmission to a destination via Data Link