

# Pipelining

↳ Doing multiple instruction simultaneously by dividing instruction into stages

- Fetch instruction (FI)
  - Read the next expected instruction into a buffer
- Decode instruction (DI)
  - Determine the opcode and the operand specifiers
- Calculate operands (CO)
  - Calculate the effective address of each source operand
  - This may involve displacement, register indirect, indirect, or other forms of address calculation
- Fetch operands (FO)
  - Fetch each operand from memory
  - Operands in registers need not be fetched
- Execute instruction (EI)
  - Perform the indicated operation and store the result, if any, in the specified destination operand location
- Write operand (WO)
  - Store the result in memory

↳

	Time													
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Instruction 1	FI	DI	CO	FO	EI	WO	} 6 stage pipeline							
Instruction 2		FI	DI	CO	FO	EI	WO							
Instruction 3			FI	DI	CO	FO	EI	WO						
Instruction 4				FI	DI	CO	FO	EI	WO					
Instruction 5					FI	DI	CO	FO	EI	WO				
Instruction 6						FI	DI	CO	FO	EI	WO			
Instruction 7							FI	DI	CO	FO	EI	WO		
Instruction 8								FI	DI	CO	FO	EI	WO	
Instruction 9									FI	DI	CO	FO	EI	WO

input enters → pipeline latency → output leaves

Pipelining:- doing thing simultaneously

↳

	Time													
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Instruction 1	FI	DI	CO	FO	EI	WO								
Instruction 2		FI	DI	CO	FO	EI	WO							
Instruction 3			FI	DI	CO	FO	EI	WO						
Instruction 4				FI	DI	CO	FO							
Instruction 5					FI	DI	CO							
Instruction 6						FI	DI							
Instruction 7							FI							
Instruction 15								FI	DI	CO	FO	EI	WO	
Instruction 16									FI	DI	CO	FO	EI	WO

Branch Penalty

cannot straight jump / empty fill

↳

$$r = \max[r_i] + d; 1 \leq i \leq k$$

maximum of (stage delay) ; latch delay

$$r = r_m + d$$

$r_m \gg d$

$$r = r_m$$

$$r = \max[r_i] + d$$

Pipeline cycle time, r

60, 50, 80, 90 ns latch = 10 ns

- $r$  : cycle time of an instruction pipeline
- $r_m$  : maximum stage delay/latency
- $d$  : time delay/ latency of a latch (time needed to advance signals and data from one stage to the next stage)
- $k$  : number of stages in the instruction pipeline
- Total time ( $T_k$ ) required to execute all n instructions (with no branch)
 
$$T_k = [k + (n - 1)]r$$

$(1 \times k + (n-1) \times 1)r$

$$r = \max\{60, 50, 80, 90\} + 10 \text{ ns}$$

$$= 90 + 10$$

$$= 100 \text{ ns}$$

Non-pipeline exec time → sequentially

$$60 + 50 + 90 + 80$$

$$= 280 \text{ ns}$$

$$S_k = \frac{\text{Sequential (Time)}}{\text{Pipeline (Time)}}$$

compare pipeline w/ sequential

Speedup

$$= \frac{nkr}{[k + (n - 1)]r}$$

$$= \frac{nk}{k + (n - 1)}$$

	Time													
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Instruction 1	FI	DI	CO	FO	EI	WO								
Instruction 2		FI	DI	CO	FO	EI	WO							
Instruction 3			FI	DI	CO	FO	EI	WO						
Instruction 4				FI	DI	CO	FO	EI	WO					
Instruction 5					FI	DI	CO	FO	EI	WO				
Instruction 6						FI	DI	CO	FO	EI	WO			
Instruction 7							FI	DI	CO	FO	EI	WO		
Instruction 8								FI	DI	CO	FO	EI	WO	
Instruction 9									FI	DI	CO	FO	EI	WO

num of ins. → num of stage → cycle time

$$S_k = \frac{nkr}{[k + (n - 1)]r}$$

$$= \frac{9 \times 6 \times r}{[6 + (9 - 1)]r}$$

$$= \frac{54}{14}$$

$$= 3.86$$

Pipeline time 1000 task

$$= 1 \times 4 \text{ clock cycles} + 999 \times 1 \text{ clock cycle}$$

$$= 4 \times \text{cycle time} + 999 \times \text{cycle time}$$

$$= 4 \times 100 \text{ ns} + 999 \times 100 \text{ ns}$$

$$= 400 \text{ ns} + 99900 \text{ ns}$$

$$= 100300 \text{ ns}$$

Non pipeline time 1000 task

$$= 1000 \times \text{time taken one task}$$

$$= 1000 \times 280 \text{ ns}$$

$$= 280000 \text{ ns}$$

Throughput → number of tasks that can be done in pipeline time

$$T = \frac{1000}{100300} = 0.00099$$

## ↳ Pipeline Hazard

- Resource Hazard

hardware cannot support all possible comb. of instruction

	Clock cycle								
Instruction	1	2	3	4	5	6	7	8	9
I1	FI	DI	FO	EI	WO				
I2		FI	DI	FO	EI	WO			
I3			Idle	FI	FO	EI	WO		
I4					FI	DI	FO	EI	WO

- Data Hazard

instruction depends on result of previous instruction

	Clock cycle									
	1	2	3	4	5	6	7	8	9	10
ADD EAX, EBX	FI	DI	FO	EI	WO					
SUB ECX, EAX			FI	DI	Idle	FO	EI	WO		
I3				FI		DI	FO	EI	WO	
I4						FI	DI	FO	EI	WO

↳ Type:-

↳ RAW : read happen before write completed

WAR : write complete before read start

WAW : take place in reverse intended order

- Control Hazard

pipeline make wrong decision on branch prediction

↳ Dealing w/ Branch :

- ↳ Multiple Streams

allow pipeline to fetch both instructions, using 2 stream

- Prefetch Branch Target

target of the branch is prefetched & saved for execution

- Loop Buffer

buffer containing n most recently fetched instruction

- Branch prediction

using various technique to predict whether a branch will be taken

