4 Doing multiple inchruction climultoeneously by dividing instruction into stages

- Read the next expected instruction into a buffer
 - Decode instruction (DI) Determine the opcode and the
 - operand specifiers Calculate operands (CO)

Fetch instruction (FI)

- Calculate the effective address of each source operand This may involve displacement,
 - register indirect, indirect, or other forms of address calculation Time

2

DI

Instruction 1

 $r_m \gg d$ $r = r_m$

 $r = \max[r_i] + d$

3

CO FO EI WO

Operands in registers need not be fetched

Fetch operands (FO)

memory

Fetch each operand from

 Execute instruction (EI) Perform the indicated

operation and store the

- result, if any, in the specified destination operand location Write operand (WO)

Pipulning:

41654

dolly thing

cilmutarmously

PIRLINE CYCLE FIM, r 60,50,80,90 ns 19tch = Uns

C= Max {60,50,80,90} + 10,5

Non-pipeline execting - commissing

= 1 x 4 clock cyans + 999 x 1 clock cycle

= 4 × Cycu why + 999 × cycu time

= 4 x (00ns + 999 x 100ns

= 90 + 10

60 + 50 + 90 + 80

Pipulne sime 1000 tash

= 400 ms + 99900 ms

had bibling time 1000 talls

= 1000 × 280 m

= 280000 ns

Throughput >

= 1000 × time take one tark

number of talk

T = (000) = 0.00099

100300

that can be done in I pulled time


= 100300 ns

= 100 ns

- 280 ns

10 | 11 | 12 | 13 | 14

Store the result in memory



• k : number of stages in the instruction pipeline • Total time (T_k) required to execute all n instructions (with no branch) $T_k = [k + (n-1)]r \leftarrow (1 \times k + (n-1) \times 1) +$

data from one stage to the next stage)

r : cycle time of an instruction pipeline

• r_m : maximum stage delay/latency

 $S_k = \frac{Sequential (Time)}{Pipeline (Time)}$ Sequential (Time) Sequential (Time) Sequential (Time) Sequential (Time)

compare piperine W/

[k+(n-1)]r

 $=\frac{9*6*r}{[6+(9-1)]r}$

 $=\frac{54}{14}$

= 3.86

d: time delay/ latency of a latch (time needed to advance singals and

- $\overline{[k+(n-1)]r}$ nk
 - $\overline{k + (n-1)}$ grad cycle time Time 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | nkr
- FI DI CO FO EI WO Instruction 4 FI DI CO FO EI WO Instruction 5 FI DI CO FO EI WO Instruction 6 DI CO FO EI WO Instruction 7 FI DI CO FO EI WO Instruction 8 Instruction 9

FI DI CO FO EI WO

DI CO FO EI WO

4. Resource Hazard

FI DI CO FO EI WO

Instruction 1

Instruction 2

Instruction 3

4 Pipeline Hazard

holdware cannot ruport all possible comb. of instruction

II FI DI FO EI WO

FI DI FO EI WO Idle FI DI FO EI WO FI DI FO EI WO · Data Hazard

Instruction depends on recult of previous

Clock cycle

FO EI WO

Idle

5 6 7 8 9 10

FO EI WO

write completed

read ctart

Clock cycle 1 2 3 4 5 6 7 8 9

1 2 3 ADD EAX, EBX

SUB ECX, EAX

instruction

Instrutcion I3

13

FI DI FO EI WO **I3** FI DI FO EI WO **I4** 4 Type:-4 RAW: read happen betore

FI

DI

WAR: write complete before

prediction

WAW: take place in reverse wink nded order · Control Hazard

Pipeline make wrong decision as branch

4. Multiple streams allow pipeline to fetch both

- Dealing W/ Branch:

- instructions, using 2 stream · Prefetch Branch Target
- twalt of the branch is prefetched
- is saved for execution
- Loop Buffer
 - retched instruction Branch prediction

Predict Not Taken

using vorious technique to Predict whether a branch will be

buffer containing n most recently

talen Not Taken Predict Taken

Not Taken