CISC vs RISC Which One is better? 4 cpu, have hundred of instructions 4 nowdays hard to distinguish / boundary blured for every possible situation 4 NO one coves 411 the 80, either: RISC CISC · CISC NO ON-chip cache Gomplex Instruction set computer · RISC W/ on chip cache 4 Reduced Instruction Set Computer Largue that not all instruction are used L' CISC reduce number or instruction Cost per chip Cost per transistor reduce induction from 100 -> ~ 40 by having multiple operation in \$/gate a single instruction 4 goal is to use simple instruction that **Transistor count Transistor count** 4 goal is to complete a task in as Few line (Ox p Ossible can be executed in I dock cycle 4 W/ Cin-chip cache performs hettel MULT 2:3, 5:2 4 RISC have no real advantage just on-chip cache MULT 2:3, 5:2 4. 1. loads 2 value into repurate register -4 now Cisc, w/ on-chip cache is possible (4 1. loads 2 value into repurate register 2. Multilly the orward 2. Multilly the orward 3. Store in the appopriate register sure 3. Store in the appopriate register 4 Q = q * b Q = a * b4 Advantage: 4 Advantage: · Only one clock cycles to execute · do very little work to translate high - revel language · execute in some amount of time as cisc very little RAM is required · require less francicloss - More room - pipellning is possible · build compux ins. directly into hardware · siduce amount of work comp. Mult perform

CISC

- Emphasis on hardware
- Includes multi-clock complex instructions
- Memory-to-memory: "LOAD" and "STORE" incorporated in instructions
- Small code sizes, high cycles per second
- Transistors used for storing complex instructions

RISC

- Emphasis on software
- Single-clock, reduced instruction only
- Register to register: "LOAD" and "STORE" are independent instructions
- Low cycles per second, large code sizes
- Spends more transistors on memory registers