




## *Introduction to Hspice*

Nabil KANA


VLSI

# Simulating NMOS and PMOS



From the DC sweep, the NMOS transistor exhibits a higher maximum drain current ( $\sim 486 \mu\text{A}$ ) compared to the PMOS transistor ( $\sim 194 \mu\text{A}$ ), even though both have the same channel length and similar W/L ratios. The ratio of NMOS to PMOS maximum currents is approximately 2.5, which closely matches the ratio of their transconductance parameters ( $K_{p,\text{NMOS}} / K_{p,\text{PMOS}} = 1\text{e-}4 / 4\text{e-}5 = 2.5$ ). This is expected theoretically because NMOS devices have higher electron mobility than PMOS devices, and the PMOS model has a smaller  $K_p$  value. In practical CMOS design, PMOS transistors are usually made wider than NMOS transistors to roughly equalize their drive strengths.


# pass transistor based Multiplexer



muxcmos.lis	1	499.60000n	1.0059u	0.	0.	0.
muxcmos.mt0	1	499.70000n	1.0190u	0.	0.	0.
muxcmos.pa0	1	499.80000n	1.0321u	0.	0.	0.
muxcmos.sp	2	499.90000n	1.0452u	0.	0.	0.
muxcmos.st0	3	500.00000n	1.0583u	0.	0.	0.
muxcmos.tr0	1	y				
myfile.lis	1	trise= 447.3000p targ= 20.5029n trig= 20.0556n				
nmos.sp	1	tfall= 312.8588p targ= 40.9445n trig= 40.6316n				
npmos.lis	3	tpd= -59.9999n targ= 20.2779n trig= 80.2778n				
npmos.sp	1					
npmos.st0	7	***** job concluded				
npmos.sw.grp	7	*****				
npmos.sw0	2	* 2:1 pass-transistor mux				

The pass-transistor 2:1 MUX shows very fast output transitions with a rise time of approximately 447 ps and a fall time of approximately 313 ps. The propagation delay measured from the select input to the output shows a negative value ( $\approx -60$  ns), which is an artifact of the measurement definition and early voltage spikes typical in pass-transistor logic. These spikes occur because the output can momentarily respond before the input fully settles, especially when using NMOS pass transistors that pass strong 0 but degraded 1. Overall, the rise and fall times are consistent with expectations for a lightweight pass-transistor MUX, and in practical circuits, outputs are sampled after inputs settle to avoid glitches


# CMOS based Multiplexer



npmos.sp	1	499.90000n	0.	0.	0.	-944.2226u
npmos.st0	7	500.00000n	0.	0.	0.	-962.0230u
npmos.sw.grp	7	y				
npmos.sw0	2	trise=	3.1331p	targ=	21.2019n	trig= 21.1988n
npmos.sw1	5	tfall=	54.5113p	targ=	41.4074n	trig= 41.3529n
npmos.sw2	7	tpd=	-59.0760n	targ=	21.2018n	trig= 80.2778n
pass.ic0	1					
pass.lls	3	***** job concluded				
pass.mt0	1	*****				

The full CMOS 2:1 MUX exhibits very fast output transitions, with a rise time of ~3 ps and a fall time of ~55 ps, significantly faster than the pass-transistor MUX. The measured propagation delay shows a negative value (~-59 ns), which is an artifact of the HSPICE measurement definition and early transient overshoots typical in CMOS switching. Overall, the CMOS MUX provides strong, sharp output transitions due to its full pull-up and pull-down network, and in practical designs, the outputs are sampled after the input settles to obtain a meaningful delay.

# CMOS based XOR gate





```
muxcmos.lis 1: 49.90000n 519.9564n 0. 0.  
muxcmos.mt0 1: 50.00000n 744.7470n 0. 0.  
muxcmos.pa0 1: y  
muxcmos.sp 2: trise= 4.8528p targ= 10.5507n trig= 10.5458n  
muxcmos.st0 3: tfall= 2.5115p targ= 20.4773n trig= 20.4748n  
muxcmos.tr0 1: tpd= -9.7283n targ= 10.5494n trig= 20.2778n  
myfile.lis 1:  
nmos.sp 1:  
nmos.lis 2: ***** job concluded  
*****
```

The full CMOS XOR gate exhibits very fast output transitions, with a rise time of ~4.85 ps and a fall time of ~2.51 ps. The measured propagation delay shows a negative value (~-9.73 ns), which is an artifact of the measurement definition and small output overshoot. During the transitions of the inputs, the output can exhibit brief voltage spikes, which are typical in CMOS gates due to the simultaneous switching of pull-up and pull-down networks. The rise and fall times are much shorter than those of the 2:1 MUX, consistent with the smaller fanout and reduced transistor network depth. These results align well with theoretical expectations for full CMOS logic