

Data Nailt PAR-EN PAR-TYPeven Parity 0 > enen "1"

Odd Parity 0 > odd "1" NOR for bits of tata stream 1 -> odd ones, o -> even ones

Parity Calculator

- In even parity bit, the parity bit is '0' if there are even number of 1s in the data stream and the parity bit is '1' if there are odd number of 1s in the data stream.
- In odd parity bit, the parity bit is '1' if there are even number of 1s in the data stream and the parity bit is '0' if there are odd number of 1s in the data stream. Let us discuss both even and odd parity generators.
- ^P_DATA is a bitwise XOR operation between all the bits in the data stream. The result is 1 if the number of 1 bits in the data stream is odd, and 0 if the number of 1 bits is even.

Verilog Code


```
`timescale 1ns / 1ps
module Parity Calc(
    input wire [7:0] P DATA,
    input wire DATA Valid,
    input wire PAR_EN,
    input wire PAR_TYP, // '0' even, '1' odd
    input CLK, RST,
    output reg par bit);
 always @(posedge CLK or negedge RST) begin
   if (!RST)
        par bit <= 1'd0;
    else if (DATA_Valid && PAR_EN) begin // if both are onez
        if (( PAR_TYP && (^P_DATA)) || (~PAR_TYP && (~^P_DATA))) begin
        // ^P_DATA is 1 >> odd Ones
            0 >> even ones
        par bit <= 1'd0;</pre>
        end
        else par bit <= 1'd1;
    end
    else par_bit <= par_bit ;
 end
endmodule
```

TestBench

```
`timescale 1ns/1ps
module Parity Calc TB;
    // Inputs
    reg [7:0] P DATA;
    reg DATA Valid;
    reg PAR EN;
    reg PAR TYP;
    reg CLK;
    reg RST;
    // Outputs
    wire par_bit;
```

```
Parity_Calc uut (
        .P DATA(P DATA),
        .DATA_Valid(DATA_Valid),
        .PAR_EN(PAR_EN),
        .PAR TYP(PAR TYP),
        .CLK(CLK),
        .RST(RST),
        .par bit(par bit)
initial begin
        // Initialize inputs
        P DATA = 8'b000000000;
        DATA Valid = 1'b0;
        PAR EN = 1'b0;
        PAR TYP = 1'b0;
        CLK = 1'b1;
        RST = 1'b0;
        #10;
        RST = 1'b1;
        P DATA = 8'b000000000;
        DATA Valid = 1'b1;
        PAR EN = 1'b1;
        PAR TYP = 1'b0;
```

```
#50;
        P DATA = 8'b00000001;
        #50;
        PAR TYP = 1'b1;
        P DATA = 8'b000000000;
        #50;
        P DATA = 8'b00000001;
        #50;
        $finish;
    end
    always #5 CLK = ~CLK;
endmodule
```





GitHub