# Ignacio Gonzalez

# ieg356


#### Lab 5 Readme


### State Diagram

The [MEMCHECK] assertion saves the current state and sends the next state to 42 for virtual address translation.


State 42 is the beginning state for the virtual address translation. The saved state is then returned to at the end of translation.

State 26 handles the page fault exception.





# **Datapath**




- PTBR register
- SState register to hold next state
- Added a SMDR register to hold saved MDR
- VA register to hold virtual address during translation

# **Control Signals**

• GatePTBR - gate ptbr onto bus

- LD.SState loads next state into sstate
- GateVA gate va onto bus
- LD.VA loads va from bus
- VAMUX 0 for loading mar from bus, 1 for loading add. of pte, 2 for loading physical add.
- GateMAR put Mar on bus
- LD.SMDR load MDR into smdr
- MDRMUX 0 for loading mdr from bus/memory, 1 for loading from smdr

### **MicroSequencer**



When MEMCHECK is 1 (which happens every time MAR gets loaded), the microsequencer will redirect the machine to state 42 for VA translation. At the end of translation, RetState will be 1 to return to the saved next state after the MAR was originally loaded.

Another exception, microinstruction state 26, has been added for page faults.