


FIFO DEPTH

Example 1 : $f_A > f_B$ with no idle cycles in both write and read.


- Writing frequency (f_A) = 100MHz.
- Reading Frequency (f_B) = 40MHz.
- Burst Length = No. of data items to be transferred = 100.
- There are no idle cycles in both reading and writing which means that, all the items in the burst will be written and read in consecutive clock cycles.



FIFO DEPTH

Example 2 : $f_A > f_B$ with idle cycles in both write and read. .

- Writing frequency (f_A) = 100MHz.
- Reading Frequency (f_B) = 40MHz.
- Burst Length = No. of data items to be transferred = 100.
- No. of idle cycles between two successive writes is = 2
- No. of idle cycles between two successive reads is = 2



FIFO DEPTH

Example 3 : $f_A > f_B$ with idle cycles in both write and read. .

- Writing frequency (f_A) = 100MHz.
- Reading Frequency (f_B) = 40MHz.
- Burst Length = No. of data items to be transferred = 100.
- No. of idle cycles between two successive writes is = 2
- No. of idle cycles between two successive reads is = 1

