


# Lab\_cdc\_1.1

Objectives:-

- Run `cdc/cdc_setup_check`, `cdc/cdc_verify_struct` and `cdc/cdc_verify_struct` on design files using SpyGlass tool and analyze all the violations and fix them.

Block Diagram: -



Steps:-

1. Read RTL, libraries
2. Run Design Read
3. Run `cdc/cdc_setup_check`
4. write constraints for clocks, resets and input port domain
5. Run `cdc/cdc_verify_struct`
6. Debug through Incremental Schematic and fix the violations
7. Run `cdc/cdc_verify`
8. Debug through Incremental Schematic and fix the violations
9. Run `rdc/rdc_verify_struct`
10. Debug through Incremental Schematic and fix the violations