

Write the Verilog Code for this design!

Module Name : DigCt

Input Ports:-

- IN1 (Width = 1)
- IN2 (Width = 1)
- IN3 (Width = 1)
- IN4 (Width = 1)
- CLK (Width = 1)

Output Ports:-

- OUT1 (Width = 1)
- OUT2 (Width = 1)
- OUT3 (Width = 1)

